View W79E648_1402486.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

preliminary W79E648 data sheet 8-bit microcontroller publication release date: 05/31/2004 - 1 - revision a1 table of contents- 1. general description ............................................................................................................ ........ 2 2. features....................................................................................................................... ..................... 2 3. pin configuration.............................................................................................................. ............ 3 4. pin description ................................................................................................................ ............... 4 5. block diagram .................................................................................................................. ............... 6 6. functional description ......................................................................................................... ..... 7 7. memory organization ............................................................................................................ ...... 8 8. instruction .................................................................................................................... ................ 28 8.1 instruction timing .......................................................................................................... 28 9. power management............................................................................................................... ...... 34 10. interrupts..................................................................................................................... ................. 37 11. programmable timers/counters .......................................................................................... 39 11.1 timer/counter s 0 & 1..................................................................................................... 39 11.2 timer/count er 2 ............................................................................................................. 42 11.3 watchdog ti mer ............................................................................................................ 45 12. serial port .................................................................................................................... ................. 52 12.1 framing error detection ................................................................................................ 58 12.2 multiprocessor co mmunicati ons ................................................................................... 58 13. timed access protection ........................................................................................................ .59 14. h/w reboot mode (boot from 4k bytes of ldflash) ....................................................... 61 15. in-system programming .......................................................................................................... .. 62 15.1 the loader program locates at ldflash memory ....................................................... 62 15.2 the loader program locates at apflash memory ....................................................... 62 16. h/w writer mode................................................................................................................ ........... 62 17. security bits.................................................................................................................. ................ 63 18. electrical characteristics.................................................................................................... 6 5 18.1 absolute maxi mum rati ngs ........................................................................................... 65 18.2 dc characteri stics......................................................................................................... 66 18.3 ac characte ristics ......................................................................................................... 67 19. typical application circuits ................................................................................................... 72 20. package dimensions............................................................................................................. ....... 73 21. application note ............................................................................................................... ........... 75 22. revision history............................................................................................................... ............ 80
preliminary W79E648 - 2 - 1. general description the W79E648 is a fast 8051 compatible microcontro ller with a redesigned processor core without wasted clock and memory cycles. as a result, it executes every 8051 instru ction faster than the original 8051 for the same crystal speed. typically, t he instruction executing ti me of W79E648 is 1.5 to 3 times faster than that of traditional 8051, depending on the type of instruction. in general, the overall performance is about 2.5 times better than the origi nal for the same crystal speed. giving the same throughput with lower clock speed, power c onsumption has been improved. consequently, the W79E648 is a fully static cmos design; it can also be operated at a lower crystal clock. the W79E648 contains in-system programmable (isp) 128 kb bank-addressed flash eprom; 4kb auxiliary flash eprom for loader program; on-ch ip 1 kb movx sram; power saving modes. 2. features ? 8-bit cmos microcontroller ? high speed architecture of 4 clocks/machine cycle runs up to 40 mhz ? instruction-set compatible with mcs-51 ? seven 8-bit i/o ports ? one extra 4-bit i/o ports, chip select, reboot fuction ? three 16-bit timers ? 7 interrupt sources with two levels of priority ? on-chip oscillator and clock circuitry ? one enhanced full duplex serial port ? dual 64kb in-system programmable flash eprom banks (ap flash eprom 0 and ap flash eprom 1) ? 4kb auxiliary flash eprom for loader program (ld flash eprom) ? 256 bytes scratch-pad ram ? 1 kb on-chip sram for movx instruction ? programmable watchdog timer ? 6 channels of 8 bit pwm ? software reset ? software programmable access cycle to external ram/peripherals ? code protection ? packages: ? plcc 68: W79E648x40px
preliminary W79E648 publication release date: 05/31/2004 - 3 - revision a1 pin configuration
preliminary W79E648 - 4 - 3. pin description symbol type descriptions e a i external access enable: this pin forces the processor to execute out of external rom. it should be kept high to access internal rom. the rom address and data will not be present on the bus if e a pin is high and the program counter is within 128 kb area. otherwise they will be present on the bus. psen o program store enable: psen enables the external rom data onto the port 0 address/data bus during fetch and movc operations. when internal rom access is performed, no psen strobe signal outputs from this pin. ale o address latch enable: ale is used to enable the address latch that separates the address from the data on port 0. rst i reset: a high on this pin for two machine cycles while the oscillator is running resets the device. xtal1 i crystal1: this is the crystal oscillator input. this pin may be driven by an external clock. xtal2 o crystal2: this is the crystal oscillator out put. it is the inversion of xtal1. v ss i ground: ground potential v dd i power supply: supply voltage for operation. p0.0 ? p0.7 i/o port 0: port 0 is an open-drain bi-directional i/o port. this port also provides a multiplexed low order address/data bus during accesses to external memory. p1.0 ? p1.7 i/o port 1: port 1 is a bi-directional i/o port with internal pull-ups. the bits have alternate functions which are described below: t2(p1.0): timer/counter 2 external count input t2ex(p1.1): timer/counter 2 re load/capture/direction control p2.0 ? p2.7 i/o port 2: port 2 is a bi-directional i/o port wi th internal pull-ups. this port also provides the upper address bits for accesses to external memory.
preliminary W79E648 publication release date: 05/31/2004 - 5 - revision a1 pin description, continued symbol type descriptions p3.0 ? p3.7 i/o port 3: port 3 is a bi-directional i/o port with internal pull-ups. all bits have alternate functions, which are described below: rxd(p3.0) : serial port 0 input txd(p3.1) : serial port 0 output int0 (p3.2) : external interrupt 0 int1 (p3.3) : external interrupt 1 t0(p3.4) : timer 0 external input t1(p3.5) : timer 1 external input wr (p3.6) : external data memory write strobe rd (p3.7) : external data memory read strobe p4.0 ? p4.3 i/o port 4: port 4 is a 4-bit bi-directional i/o port. the p4.3 also provide the alternate function reboot which is h/w reboot from ld flash. p5.0 ? p5.7 i/o port 5: port 5 is a bi-directional i/o port with internal pull-ups. p6.0 ? p6.7 i/o port6: port 6 is a bi-directional i/o port with internal pull-ups. p7.0 ? p7.7 i/o port 7: port 7 is a bi-directional i/o port with internal pull-ups. * note: type i : input, o: output, i/o: bi-directional.
preliminary W79E648 - 6 - 4. block diagram 5.
preliminary W79E648 publication release date: 05/31/2004 - 7 - revision a1 functional description the W79E648 is 8052 pin compatible and instruction se t compatible. it includes the resources of the standard 8052 such as four 8-bit i/o ports, three 16-bit timer/counters, full duplex serial port and interrupt sources. the W79E648 features a faster running and better performance 8-bit cpu with a redesigned core processor without wasted clock and memory cycles. it improves the performance not just by running at high frequency but also by reducing the machine cycle duration from the standard 8052 period of twelve clocks to four clock cycles for the majority of instructions. this improves performance by an average of 1.5 to 3 times. it can also adjust the dur ation of the movx instruction (access to off-chip data memory) between two machine cycles and nine machine cycles. this flexibility allows the W79E648 to work efficiently with both fast and sl ow rams and peripheral devices. in addition, the W79E648 contains on-chip 1kb movx sram, the address of which is between 0000h and 03ffh. it only can be accessed by movx instruction; this on- chip sram is optional under software control. the W79E648 is an 8052 compatible device that give s the user the features of the original 8052 device, but with improved speed and power consumpti on characteristics. it has the same instruction set as the 8051 family. while the original 8051 fam ily was designed to operate at 12 clock periods per machine cycle, the W79E648 operates at a much reduced clock rate of only 4 clock periods per machine cycle. this naturally speeds up the ex ecution of instructions . consequently, the W79E648 can run at a higher speed as compared to the origi nal 8052, even if the same crystal is used. since the W79E648 is a fully static cmos design, it can also be operated at a lower crystal clock, giving the same throughput in terms of instruction exec ution, yet reducing the power consumption. the 4 clocks per machine cycle feature in the w79e 648 is responsible for a three-fold increase in execution speed. the W79E648 has all the standar d features of the 8052, and has a few extra peripherals and features as well. i/o ports the W79E648 has four 8-bit ports and one extra 4-bi t port. port 0 can be used as an address/data bus when external program is running or external memory/device is accessed by movc or movx instruction. in these cases, it has strong pull-ups and pull-downs, and does not need any external pull- ups. otherwise it can be used as a general i/o port wi th open-drain circuit. port 2 is used chiefly as the upper 8-bits of the address bus when port 0 is used as an address/data bus. it also has strong pull-ups and pull-downs when it serves as an address bus . port 1 and 3 act as i/o ports with alternate functions. port 4 serves as a general pur pose i/o port as port 1 and port 3. serial i/o the W79E648 has one enhanced serial ports that are f unctionally similar to the serial port of the original 8052 family. however the serial ports on t he W79E648 can operate in different modes in order to obtain timing similarity as well. the serial port has the enhanced features of automatic address recognition and frame error detection.
preliminary W79E648 - 8 - timers the W79E648 has three 16-bit timers that are functi onally similar to the timers of the 8052 family. when used as timers, they can be set to run at eit her 4 clocks or 12 clocks per count, thus providing the user with the option of operating in a mode t hat emulates the timing of the original 8052. the W79E648 has an additional feature, the watchdog timer. th is timer is used as a system monitor or as a very long time period timer. interrupts the interrupt structure in the w79e 648 is slightly different from t hat of the standard 8052. due to the presence of additional features and peripherals, t he number of interrupt sources and vectors has been increased. the W79E648 provides 7 interrupt resource s with two priority level, including 2 external interrupt sources, timer interrupts, serial i/o interrupts. power management like the standard 80c52, the W79E648 also has id le and power down modes of operation. the W79E648 provides a new economy mode which allow user to switch the internal clock rate divided by either 4, 64 or 1024. in the idle mode, the clock to the cpu core is stopped while the timers, serial port and interrupts clock continue to operate. in the power down mode, all the clock are stopped and the chip operation is completely stopped. this is the lowest power consumption state. on-chip data sram the W79E648 has 1k bytes of data space sram which is read/write accessible and is memory mapped. this on-chip movx sram is reached by the movx instruction. it is not used for executable program memory. there is no conflict or over lap among the 256 bytes scratchpad ram and the 1k bytes movx sram as they use different addressi ng modes and separate instructions. the on-chip movx sram is enabled by setting the dme0 bit in t he pmr register. after a reset, the dme0 bit is cleared such that the on-chip movx sram is disabled, and all data memory spaces 0000h ? ffffh access to the external memory. 6. memory organization the W79E648 separates the memory into two separ ate sections, the program memory and the data memory. the program memory is used to store the instruction op-codes, while the data memory is used to store data or for memory mapped devices. program memory the program memory on the standard 8052 can only be addressed to 64 kbytes long. by invoking the banking methodology, W79E648 can extend to two 64kb flash eprom banks, apflash0 and apflash1. there are on-chip rom banks which c an be used similarly to that of the 8052. all instructions are fetched for execution from this me mory area. the movc instruction can also access this memory region. there is an auxiliary 4kb flash eprom bank (ldflash) resided user loader program for in-system programming (isp). both apfla shs allow serial or parallel download according to user loader program in ldflash. data memory the W79E648 can access up to 64kbytes of external data memory. this memory region is accessed by the movx instructions. unlike the 8051 derivat ives, the W79E648 contains on-chip 1k bytes movx sram of data memory, which can only be acce ssed by movx instructions. these 1k bytes of sram are between address 0000h and 03ffh. access to the on-chip movx sram is optional under
preliminary W79E648 publication release date: 05/31/2004 - 9 - revision a1 software control. when enabled by software, any movx instruction that uses this area will go to the on-chip ram. movx addresses greater than 03ffh automatically go to external memory through port 0 and 2. when disabled, the 1kb memory area is transparent to the system memory map. any movx directed to the space between 0000h and ffffh goes to the expanded bus on port 0 and 2. this is the default condition. in addition, t he W79E648 has the standard 256 bytes of on-chip scratchpad ram. this can be accessed either by di rect addressing or by i ndirect addressing. there are also some special function registers (sfrs) , which can only be accessed by direct addressing. since the scratchpad ram is only 256 bytes, it can be used only when data contents are small. in the event that larger data c ontents are present, two selections c an be used. one is on-chip movx sram, the other is the external data memory. the on-chip movx sram can only be accessed by a movx instruction, the same as that fo r external data memory. however, the on-chip ram has the fastest access times. 0000h ffffh 80h 7fh 00h 64 k bytes external data memory indirect addressing ram direct & indirect addressing ram sfrs direct addressing ffh 64k bytes on-chip program memory 1k bytes on-chip sram 0000h 03ffh aprom0 64k bytes on-chip program memory aprom1 0fffh 4k bytes ldrom figure 1. memory map
preliminary W79E648 - 10 - special function registers the W79E648 uses special function registers (sfr s) to control and monitor peripherals and their modes. the sfrs reside in the register locations 80-ffh and are accessed by direct addressing only. some of the sfrs are bit addressable. this is very usef ul in cases where one wishes to modify a particular bit without changing the others. t he sfrs that are bit addressable are those whose addresses end in 0 or 8. the W79E648 contains all the sfrs pres ent in the standard 8052. however, some additional sfrs have been added. in some cases unused bits in the original 8052 have been given new functions. the list of sfrs is as follows. the table is condensed with eight locations per row. empty locations indicate that there are no registers at these addresses. when a bit or register is not implemented, it will read high. table 1. special function register location table f8 eip f0 b e8 eie e0 acc d8 wdcon pwmp pwm0 pw m1 pwmcon1 pwm2 pwm3 d0 psw c8 t2con t2mod rcap2l rcap2h tl2 th2 pwmcon2 pwm4 c0 pwm5 pmr status ta b8 ip saden b0 p3 p5 p6 p7 a8 ie saddr romcon sfral sfrah sfdfd sfrcn a0 p2 xramah p4csin p4 98 scon0 sbuf p42al p42ah p43al p43ah chpcon 90 p1 p4cona p4conb p40al p40ah p41al p41ah 88 tcon tmod tl0 tl1 th0 th1 ckcon 80 p0 sp dpl dph pcon note: the sfrs in the column wi th dark borders are bit-addressable.
preliminary W79E648 publication release date: 05/31/2004 - 11 - revision a1 a brief description of the sfrs now follows. port 0 bit: 7 6 5 4 3 2 1 0 p0.7 p0.6 p0.5 p0.4 p0.3 p0.2 p0.1 p0.0 mnemonic: p0 address: 80h port 0 is an open-drain bi-directional i/o port. this port also provides a multiplexed low order address/data bus during accesses to external memory. stack pointer bit: 7 6 5 4 3 2 1 0 sp.7 sp.6 sp.5 sp.4 sp.3 sp.2 sp.1 sp.0 mnemonic: sp address: 81h the stack pointer stores the scratchpad ram addre ss where the stack begins. in other words, it always points to the top of the stack. data pointer low bit: 7 6 5 4 3 2 1 0 dpl.7 dpl.6 dpl.5 dpl.4 d pl.3 dpl.2 dpl.1 dpl.0 mnemonic: dpl address: 82h this is the low byte of the standard 8052 16-bit data pointer. data pointer high bit: 7 6 5 4 3 2 1 0 dph.7 dph.6 dph.5 dph.4 d ph.3 dph.2 dph.1 dph.0 mnemonic: dph address: 83h this is the high byte of the standard 8052 16-bit data pointer. power control bit: 7 6 5 4 3 2 1 0 sm0d smod0 - - gf1 gf0 pd idl mnemonic: pcon address: 87h smod : this bit doubles the serial port baud rate in mode 1, 2, and 3 when set to 1. smod0: framing error detection enable: when smod 0 is set to 1, then scon.7 indicates a frame error and acts as the fe flag. when smod0 is 0, then scon.7 acts as per the standard 8052 function. gf1-0: these two bits ar e general purpose user flags.
preliminary W79E648 - 12 - pd: setting this bit causes the W79E648 to go into the power down mode. in this mode all the clocks are stopped and program execution is frozen. idl: setting this bit causes the W79E648 to go into the idle mode. in this mode the clocks to the cpu are stopped, so program execution is froz en. but the clock to the serial, timer and interrupt blocks is not stopped, and these blocks continue operating. timer control bit: 7 6 5 4 3 2 1 0 tf1 tr1 tf0 tr0 ie1 it1 ie0 it0 mnemonic: tcon address: 88h tf1: timer 1 overflow flag: this bit is set when timer 1 overflows. it is cleared automatically when the program does a timer 1 interrupt service rout ine. software can also set or clear this bit. tr1: timer 1 run control: this bit is set or cl eared by software to turn timer/counter on or off. tf0: timer 0 overflow flag: this bit is set when timer 0 overflows. it is cleared automatically when the program does a timer 0 interrupt service rout ine. software can also set or clear this bit. tr0: timer 0 run control: this bit is set or cl eared by software to turn timer/counter on or off. ie1: interrupt 1 edge detect: set by har dware when an edge/level is detected on int1 . this bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. otherwise it follows the pin. it1: interrupt 1 type control: set/cleared by so ftware to specify falling edge/ low level triggered external inputs. ie0: interrupt 0 edge detect: set by har dware when an edge/level is detected on int0 . this bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. otherwise it follows the pin. it0: interrupt 0 type control: set/cleared by so ftware to specify falling edge/ low level triggered external inputs. timer mode control bit: 7 6 5 4 3 2 1 0 gate ct / m1 m0 gate ct / m1 m0 timer1 timer0 mnemonic: tmod address: 89h gate: gating control: when this bit is set, timer/counter x is enabled only while intx pin is high and trx control bit is set. when cleared, timer x is enabled whenever trx control bit is set. ct / : timer or counter select: when cleared, the time r is incremented by internal clocks. when set , the timer counts high-to-low edges of the tx pin.
preliminary W79E648 publication release date: 05/31/2004 - 13 - revision a1 m1, m0: mode select bits: m1 m0 mode 0 0 mode 0: 8-bits with 5-bit prescale. 0 1 mode 1: 18-bits, no prescale. 1 0 mode 2: 8-bits with auto-reload from thx 1 1 mode 3: (timer 0) tl0 is an 8-bit time r/counter controlled by the standard timer 0 control bits. th0 is a 8-bit timer only cont rolled by timer 1 control bits. (timer 1) timer/counter is stopped. timer 0 lsb bit: 7 6 5 4 3 2 1 0 tl0.7 tl0.6 tl0.5 tl0.4 tl0.3 tl0.2 tl0.1 tl0.0 mnemonic: tl0 address: 8ah tl0.7 ? 0: timer 0 lsb timer 1 lsb bit: 7 6 5 4 3 2 1 0 tl1.7 tl1.6 tl1.5 tl1.4 tl1.3 tl1.2 tl1.1 tl1.0 mnemonic: tl1 address: 8bh tl1.7 ? 0: timer 1 lsb timer 0 msb bit: 7 6 5 4 3 2 1 0 th0.7 th0.6 th0.5 th0.4 th0.3 th0.2 th0.1 th0.0 mnemonic: th0 address: 8ch th0.7 ? 0: timer 0 msb timer 1 msb bit: 7 6 5 4 3 2 1 0 th1.7 th1.6 th1.5 th1.4 th1.3 th1.2 th1.1 th1.0 mnemonic: th1 address: 8dh th1.7 ? 0: timer 1 msb
preliminary W79E648 - 14 - clock control bit: 7 6 5 4 3 2 1 0 wd1 wd0 t2m t1m t0m md2 md1 md0 mnemonic: ckcon address: 8eh wd1 ? 0: watchdog timer mode select bits: these bits determine the time-out period for the watchdog timer. in all four time-out options the reset ti me-out is 512 clocks more than the interrupt time- out period. wd1 wd0 interrupt time-out reset time-out 0 0 2 17 2 17 + 512 0 1 2 20 2 20 + 512 1 0 2 23 2 23 + 512 1 1 2 26 2 26 + 512 t2m: timer 2 clock select: when t2m is set to 1, timer 2 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock. t1m: timer 1 clock select: when t1m is set to 1, timer 1 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock. t0m: timer 0 clock select: when t0m is set to 1, timer 0 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock. md2 ? 0: stretch movx select bits: these three bits ar e used to select the stretch value for the movx instruction. using a variable movx length enabl es the user to access slower external memory devices or peripherals without the need for external circuits. the rd or wr strobe will be stretched by the selected interval. when accessing the on-chip sram, the movx instruction is always in 2 machine cycles r egardless of the stretch setting. by default, the stretch has value of 1. if the user needs faster accessing, then a stretch value of 0 should be selected. md2 md1 md0 stretch value movx duration 0 0 0 0 2 machine cycles 0 0 1 1 3 machine cycles (default) 0 1 0 2 4 machine cycles 0 1 1 3 5 machine cycles 1 0 0 4 6 machine cycles 1 0 1 5 7 machine cycles 1 1 0 6 8 machine cycles 1 1 1 7 9 machine cycles
preliminary W79E648 publication release date: 05/31/2004 - 15 - revision a1 port 1 bit: 7 6 5 4 3 2 1 0 p1.7 p1.6 p1.5 p1.4 p1.3 p1.2 p1.1 p1.0 mnemonic: p1 address: 90h p1.7 ? 0: general purpose i/o port. most instructions will read the port pins in case of a port read access, however in case of read-modify-write in structions, the port latch is read. some pins also have alternate input or output functions. this alternate functions are described below: p1.0 : t2 external i/o for timer/counter 2 p1.1 : t2ex timer/counter 2 capture/reload trigger port 4 control register a bit: 7 6 5 4 3 2 1 0 p41m1 p41m0 p41c1 p41c0 p40m1 p40m0 p40c1 p40c0 mnemonic: p4cona address: 92h port 4 control register b bit: 7 6 5 4 3 2 1 0 p43m1 p43m0 p43c1 p43c0 p42m1 p42m0 p42c1 p42c0 mnemonic: p4conb address: 93h bit name function p4xm1, p4xm0 port 4 alternate modes. =00: mode 0. p4.x is a general purpose i/o port which is the same as port 1. =01: mode 1. p4.x is a read strobe signal for chip select purpose. the address range depends on the sfr p4xah, p4xal and bits p4xc1, p4xc0. =10: mode 2. p4.x is a write strobe si gnal for chip select purpose. the address range depends on the sfr p4xah, p4xal and bits p4xc1, p4xc0. =11: mode 3. p4.x is a read/write str obe signal for chip select purpose. the address range depends on the sfr p4xah, p4xal and bits p4xc1, p4xc0 p4xc1, p4xc0 port 4 chip-select mode address comparison: =00: compare the full address (16 bits length) with the base address registers p4xah and p4xal. =01: compare the 15 high bits (a15- a 1) of address bus with the base address registers p4xah and p4xal. =10: compare the 14 high bits (a15- a 2) of address bus with the base address registers p4xah and p4xal. =11: compare the 8 high bits (a15-a8) of address bus with the base address registers p4xah and p4xal.
preliminary W79E648 - 16 - p4.0 base address low byte register bit: 7 6 5 4 3 2 1 0 a7 a6 a5 a4 a3 a2 a1 a0 mnemonic: p40al address: 94h p4.0 base address high byte register bit: 7 6 5 4 3 2 1 0 a15 a14 a13 a12 a11 a10 a9 a8 mnemonic: p40ah address: 95h p4.1 base address low byte register bit: 7 6 5 4 3 2 1 0 a7 a6 a5 a4 a3 a2 a1 a0 mnemonic: p41al address: 96h p4.1 base address high byte register bit: 7 6 5 4 3 2 1 0 a15 a14 a13 a12 a11 a10 a9 a8 mnemonic: p41ah address: 97h serial port control bit: 7 6 5 4 3 2 1 0 sm0/fe sm1 sm2 ren tb8 rb8 ti ri mnemonic: scon address: 98h sm0/fe: serial port 0, mode 0 bit or framing e rror flag: the smod0 bit in pcon sfr determines whether this bit acts as sm 0 or as fe. the operation of sm0 is described below. when used as fe, this bit will be set to indicate an inva lid stop bit. this bit must be manually cleared in software to clear the fe condition. sm1: serial port mode bit 1: sm0 sm1 mode description length baud rate 0 0 0 synchronous 8 4/12 tclk 0 1 1 asynchronous 10 variable 1 0 2 asynchronous 11 64/32 tclk 1 1 3 asynchronous 11 variable sm2: multiple processors communication. setting this bit to 1 enables the multiprocessor communication feature in mode 2 and 3. in mode 2 or 3, if sm2 is set to 1, then ri will not be activated if the received 9th data bit (rb8) is 0. in mode 1, if sm2 = 1, then ri will not be activated if a valid stop bit was not received. in mode 0, the sm2 bit controls the serial port clock. if set to 0, then the serial port runs at a divide by 12 clock of the oscillator. this gives
preliminary W79E648 publication release date: 05/31/2004 - 17 - revision a1 compatibility with the standard 8052. when set to 1, the serial clock become divide by 4 of the oscillator clock. this results in fa ster synchronous serial communication. ren: receive enable: when set to 1 serial recept ion is enabled, otherwise reception is disabled. tb8: this is the 9th bit to be transmitted in m odes 2 and 3. this bit is set and cleared by software as desired. rb8: in modes 2 and 3 this is the received 9th data bit. in mode 1, if sm2 = 0, rb8 is the stop bit that was received. in mode 0 it has no function. ti: transmit interrupt flag: this flag is set by hardw are at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in all other modes during serial transmission. this bit must be cleared by software. ri: receive interrupt flag: this flag is set by hardw are at the end of the 8th bit time in mode 0, or halfway through the stop bits time in the other modes during serial reception. however the restrictions of sm2 apply to this bit. this bit can be cleared only by software. serial data buffer bit: 7 6 5 4 3 2 1 0 sbuf.7 sbuf.6 sbuf.5 sbuf.4 sbuf.3 sbuf.2 sbuf.1 sbuf.0 mnemonic: sbuf address: 99h sbuf.7-0: serial data on the serial port 0 is read from or written to this location. it actually consists of two separate internal 8-bit registers. one is the receive resister, and the other is the transmit buffer. any read access gets data from the receive data buffer, while write access is to the transmit data buffer. p4.2 base address low byte register bit: 7 6 5 4 3 2 1 0 a7 a6 a5 a4 a3 a2 a1 a0 mnemonic: p42al address: 9ah p4.2 base address high byte register bit: 7 6 5 4 3 2 1 0 a15 a14 a13 a12 a11 a10 a9 a8 mnemonic: p42ah address: 9bh p4.3 base address low byte register bit: 7 6 5 4 3 2 1 0 a7 a6 a5 a4 a3 a2 a1 a0 mnemonic: p43al address: 9ch
preliminary W79E648 - 18 - p4.3 base address high byte register bit: 7 6 5 4 3 2 1 0 a15 a14 a13 a12 a11 a10 a9 a8 mnemonic: p43ah address: 9dh isp control register bit: 7 6 5 4 3 2 1 0 swrst/hwb - ldap - - - ldsel enp mnemonic: chpcon address: 9fh swrst/hwb: set this bit to launch a whole device re set that is same as asserting high to rst pin, micro controller will be back to initial state and clear this bit automatically. to read this bit, its alternate function to indicate t he isp hardware reboot mode is invoking when read it in high. ldap: this bit is read only. high: device is exec uting the program in ldflash. low: device is executing the program in apflashs. ldsel: loader program residence selection. set to high to route the device fetching code from ldflash. enp: in system programming mode enable. set this be to launch the isp mode. device will operate isp procedures, such as erase, program and r ead operations, according to correlative sfrs settings. during isp mode, device achieves isp oper ations by the way of idle state. in the other words, device is not indeed in idle mode is set bit pcon.1 while isp is enabled. clear this bit to disable isp mode, device get back to normal operation including idle state.
preliminary W79E648 publication release date: 05/31/2004 - 19 - revision a1 software reset set chpcon = 0x83, timer and enter idle mode. cpu will reset and restart from apflash after time out. port 2 bit: 7 6 5 4 3 2 1 0 p2.7 p2.6 p2.5 p2.4 p2.3 p2.2 p2.1 p2.0 mnemonic: p2 address: a0h p2.7-0: port 2 is a bi-directional i/o port with in ternal pull-ups. this port also provides the upper address bits for accesses to external memory. port 4 chip-select polarity bit: 7 6 5 4 3 2 1 0 p43inv p42inv p42i nv p40inv - - - pup0 6.1.1 mnemonic: p4csin address: a2h p4xinv: the active polarity of p4.x when set it as chip-select signal. high = active high. low = active low. pup0: enable port 0 weak pull up. port 4 bit: 7 6 5 4 3 2 1 0 - - - - p4.3 p4.2 p4.1 p4.0 mnemonic: p4 address: a5h p4.3-0: port 4 is a bi-directional i/o port with in ternal pull-ups. port 4 can not use bit-addressable instruction (setb or clr). interrupt enable bit: 7 6 5 4 3 2 1 0 ea es1 et2 es et1 ex1 et0 ex0 mnemonic: ie address: a8h ea: global enable. enable/disable all interrupts. et2: enable timer 2 interrupt. es: enable serial port 0 interrupt. et1: enable timer 1 interrupt ex1: enable external interrupt 1 et0: enable timer 0 interrupt ex0: enable external interrupt 0
preliminary W79E648 - 20 - slave address bit: 7 6 5 4 3 2 1 0 mnemonic: saddr address: a9h saddr: the saddr should be programmed to the giv en or broadcast address for serial port 0 to which the slave processor is designated. rom banking control bit: 7 6 5 4 3 2 1 0 - - - - en128k dcp12 dcp11 dcp10 mnemonic: romcon address: abh en128k: on-chip rom banking enable. set this bit to enable apflash0 and apflash1 by banking mechanism. the p1.x is selected to be the auxiliary highest address line a16. dcp1x: a16 selection. by defaul t, p1.7 is defined as a16. a16 p1.0 p1.1 p1.2 p1 .3 p1.4 p1.5 p1.6 p1.7 dcp12 0 0 0 0 1 1 1 1 dcp11 0 0 1 1 0 0 1 1 dcp10 0 1 0 1 0 1 0 1 isp address low byte bit: 7 6 5 4 3 2 1 0 a7 a6 a5 a4 a3 a2 a1 a0 mnemonic: sfral address: ach low byte destination address for in system programming operations. sfrah and sfral address a specific rom bytes for erasur e, porgramming or read. isp address high byte bit: 7 6 5 4 3 2 1 0 a15 a14 a13 a12 a11 a10 a9 a8 mnemonic: sfrah address: adh high byte destination address for in system programming operations. sfrah and sfral address a specific rom bytes for erasur e, porgramming or read. isp data buffer bit: 7 6 5 4 3 2 1 0 d7 d6 d5 d4 d3 d2 d1 d0 mnemonic: sfrfd address: aeh in isp mode, read/write a specific byte ro m content must go through sfrfd register.
preliminary W79E648 publication release date: 05/31/2004 - 21 - revision a1 isp operation modes bit: 7 6 5 4 3 2 1 0 bank wfwin noe nce ctrl3 ctrl2 ctrl1 ctrl0 mnemonic: sfrcn address: afh bank: select apflash banks for isp. set it 1 access to apflash1, clear it to apflash0. wfwin: destenation rom bank for programming, eras ure and read. 0 = apflashx, 1 = ldflash. noe: flash eprom output enable. nce: flash eprom chip enable. ctrl[3:0]: mode selection. isp mode bank wfwin noe nce ctrl<3:0> sfrah, sfral sfrfd erase 4kb ldflash 0 1 1 0 0010 x x erase 64k apflash0 0 0 1 0 0010 x x erase 64k apflash1 1 0 1 0 0010 x x program 4kb ldflash 0 1 1 0 0001 address in data in program 64kb apflash0 0 0 1 0 0001 address in data in program 64kb apflash1 1 0 1 0 0001 address in data in read 4kb ldflash 0 1 0 0 0000 address in data out read 64kb apflash0 0 0 0 0 0000 address in data out read 64kb apflash1 1 0 0 0 0000 address in data out port 3 bit: 7 6 5 4 3 2 1 0 p3.7 p3.6 p3.5 p3.4 p3.3 p3.2 p3.1 p3.0 mnemonic: p3 address: b0h p3.7-0: general purpose i/o port. each pin also has an alternate input or output function. the alternate functions are described below. p3.7 rd strobe for read from external ram p3.6 wr strobe for write to external ram p3.5 t1 timer/counter 1 external count input p3.4 t0 timer/counter 0 external count input p3.3 int1 external interrupt 1 p3.2 int0 external interrupt 0 p3.1 txd serial port 0 output p3.0 rxd serial port 0 input
preliminary W79E648 - 22 - port 5 bit: 7 6 5 4 3 2 1 0 p5.7 p5.6 p5.5 p5.4 p5.3 p5.2 p5.1 p5.0 mnemonic: p5 address: b1h p5.7-0: general purpose i/o port. port 5 can not use bit-addressable instruction (setb or clr). demo code: orl p5,#00000010b ; set p5.1=h anl p5,#11111101b ; clear p5.1=l port 6 bit: 7 6 5 4 3 2 1 0 p6.7 p6.6 p6.5 p6.4 p6.3 p6.2 p6.1 p6.0 mnemonic: p6 address: b2h p6.7-0: general purpose i/o port. port 6 can not use bit-addressable instruction (setb or clr). port 7 bit: 7 6 5 4 3 2 1 0 p7.7 p7.6 p7.5 p7.4 p7.3 p7.2 p7.1 p7.0 mnemonic: p7 address: b3h p7.7-0: general purpose i/o port. port 7 can not use bit-addressable instruction (setb or clr).
preliminary W79E648 publication release date: 05/31/2004 - 23 - revision a1 interrupt priority bit: 7 6 5 4 3 2 1 0 - - pt2 ps pt1 px1 pt0 px0 mnemonic: ip address: b8h ip.7: this bit is un-implemented and will read high. pt2: this bit defines the timer 2 interrupt priori ty. pt2 = 1 sets it to higher priority level. ps: this bit defines the serial port 0 interrupt pr iority. ps = 1 sets it to higher priority level. pt1: this bit defines the timer 1 interrupt priori ty. pt1 = 1 sets it to higher priority level. px1: this bit defines the external interrupt 1 prio rity. px1 = 1 sets it to higher priority level. pt0: this bit defines the timer 0 interrupt priori ty. pt0 = 1 sets it to higher priority level. px0: this bit defines the external interrupt 0 prio rity. px0 = 1 sets it to higher priority level. slave address mask enable bit: 7 6 5 4 3 2 1 0 mnemonic: saden address: b9h saden: this register enables the automatic addre ss recognition feature of the serial port 0. when a bit in the saden is set to 1, the same bit location in saddr will be compared with the incoming serial data. when saden.n is 0, then the bit becomes a "don't care" in the comparison. this register enables the automati c address recognition feature of the serial port 0. when all the bits of saden are 0, interrupt will occur for any incoming address. power management register bit: 7 6 5 4 3 2 1 0 - - - - - ale-off - dme0 mnemonic: pmr address: c4h ale0ff: this bit disables the expression of the ale signal on the device pin during all on-board program and data memory accesses. external memory accesses will automatically enable ale independent of aleoff. 0 = ale expression is enable; 1 = ale expression is disable dme0: this bit determines the on-chip movx sram to be enabled or disabled. set this bit to 1 will enable the on-chip 1kb movx sram. status register bit: 7 6 5 4 3 2 1 0 - hip lip - - - - - mnemonic: status address: c5h
preliminary W79E648 - 24 - hip: high priority interrupt status. when set, it i ndicates that software is servicing a high priority interrupt. this bit will be cleared when the program executes the corresponding reti instruction. lip: low priority interrupt status. when set, it i ndicates that software is servicing a low priority interrupt. this bit will be cleared when the program executes the corresponding reti instruction. timed access bit: 7 6 5 4 3 2 1 0 ta.7 ta.6 ta.5 ta.4 ta.3 ta.2 ta.1 tfa.0 mnemonic: ta address: c7h ta: the timed access register cont rols the access to protected bits . to access protected bits, the user must first write aah to the ta. this must be immediately followed by a write of 55h to ta. now a window is opened in the protected bits for th ree machine cycles, during which the user can write to these bits. timer 2 control bit: 7 6 5 4 3 2 1 0 tf2 exf2 rclk tclk exen2 tr2 ct /2 cp rl /2 mnemonic: t2con address: c8h tf2: timer 2 overflow flag: this bit is set when ti mer 2 overflows. it is also set when the count is equal to the capture register in down count mode. it can be set only if rclk and tclk are both 0. it is cleared only by software. so ftware can also set or clear this bit. exf2: timer 2 external flag: a negative transition on the t2ex pin (p1.1) or timer 2 overflow will cause this flag to set based on the cp rl /2 , exen2 and dcen bits. if set by a negative transition, this flag must be cleared by software. setting this bit in software or detection of a negative transition on t2ex pin will force a timer interrupt if enabled. rclk: receive clock flag: this bit determines t he serial port 0 time-base when receiving data in serial modes 1 or 3. if it is 0, then timer 1 overflow is used for baud rate generation, otherwise timer 2 overflow is used. setting this bit forces timer 2 in baud rate generator mode. tclk: transmit clock flag: this bit determines t he serial port 0 time-base when transmitting data in modes 1 and 3. if it is set to 0, the timer 1 overflow is used to generate the baud rate clock otherwise timer 2 overflow is used. setting this bit forces timer 2 in baud rate generator mode. exen2: timer 2 external enable. this bit enables the capture/reload function on the t2ex pin if timer 2 is not generating baud clocks for the serial port. if this bit is 0, then the t2ex pin will be ignored, otherwise a negative transition detect ed on the t2ex pin will result in capture or reload. tr2: timer 2 run control. this bit enables/disables the operation of timer 2. clearing this bit will halt the timer 2 and preserve the current count in th2, tl2. ct /2 : counter/timer select. this bit determines whether timer 2 will f unction as a timer or a counter. independent of this bit, the timer will run at 2 clocks per tick when used in baud rate generator mode. if it is set to 0, then timer 2 operates as a timer at a speed depending on t2m bit (ckcon.5), otherwise it will count negative edges on t2 pin.
preliminary W79E648 publication release date: 05/31/2004 - 25 - revision a1 cp rl /2 : capture/reload select. this bit determines whether the capture or reload function will be used for timer 2. if either rclk or tclk is set, this bit will be ignored and the timer will function in an auto-reload mode following each ov erflow. if the bit is 0 then auto-reload will occur when timer 2 overflows or a falling edge is detected on t2ex pin if exen2 = 1. if this bit is 1, then timer 2 captures will o ccur when a falling edge is detected on t2ex pin if exen2 = 1. timed 2 mode control bit: 7 6 5 4 3 2 1 0 - - - - t2cr - - dcen mnemonic: t2mod address: c9h t2cr: timer 2 capture reset. in the timer 2 capture mode this bit enables/disables hardware automatically reset timer 2 while the val ue in tl2 and th2 have been transferred into the capture register. dcen: down count enable: this bit, in conjunction with the t2ex pin, controls the direction that timer 2 counts in 16-bit auto-reload mode. timer 2 capture lsb bit: 7 6 5 4 3 2 1 0 rcap2l.7 rcap2l.6 rcap2l.5 rcap2l.4 rcap2l.3 rcap2l.2 rcap2l.1 rcap2l.0 mnemonic: rcap2l address: cah rcap2l: this register is used to capture the tl2 value when a timer 2 is configured in capture mode. rcap2l is also used as the lsb of a 16-bit re load value when timer 2 is configured in auto- reload mode. timer 2 capture msb bit: 7 6 5 4 3 2 1 0 rcap2h.7 rcap2h.6 rcap2h.5 rcap2h.4 rcap2h.3 rcap2h.2 rcap2h.1 rcap2h.0 mnemonic: rcap2h address: cbh rcap2h: this register is used to capture the th 2 value when a timer 2 is configured in capture mode. rcap2h is also used as the msb of a 16-bit reload value when timer 2 is configured in auto-reload mode. timer 2 lsb bit: 7 6 5 4 3 2 1 0 tl2.7 tl2.6 tl2.5 tl2.4 tl2.3 tl2.2 tl2.1 tl2.0 mnemonic: tl2 address: cch tl2: timer 2 lsb
preliminary W79E648 - 26 - timer 2 msb bit: 7 6 5 4 3 2 1 0 th2.7 th2.6 th2.5 th2.4 th2.3 th2.2 th2.1 th2.0 mnemonic: th2 address: cdh th2: timer 2 msb program status word bit: 7 6 5 4 3 2 1 0 cy ac f0 rs1 rs0 ov f1 p mnemonic: psw address: d0h cy: carry flag: set for an arithmetic operation which results in a carry being generated from the alu. it is also used as the accumulator for the bit operations. ac: auxiliary carry: set when the previous operation resulted in a carry from the high order nibble. f0: user flag 0: general purpose flag t hat can be set or cleared by the user. rs.1-0: register bank select bits: rs1 rs0 register bank address 0 0 0 00-07h 0 1 1 08-0fh 1 0 2 10-17h 1 1 3 18-1fh ov: overflow flag: set when a carry was generated from the seventh bit but not from the 8th bit as a result of the previous operation, or vice-versa. f1: user flag 1: general purpose flag that can be set or cleared by the user by software. p: parity flag: set/cleared by hardware to indi cate odd/even number of 1's in the accumulator. watchdog control bit: 7 6 5 4 3 2 1 0 - por - - wdif wtrf ewt rwt mnemonic: wdcon address: d8h por: power-on reset flag. hardware will set this flag on a power up condition. this flag can be read or written by software. a write by software is the only way to clear this bit once it is set. wdif: watchdog timer interrupt flag. if the watchdog interrupt is enabled, hardware will set this bit to indicate that the watchdog interrupt has occurr ed. if the interrupt is not enabled, then this bit indicates that the time-out period has elaps ed. this bit must be cleared by software. wtrf: watchdog timer reset flag. hardware will set this bit when the watchdog timer causes a reset. software can read it but must clear it m anually. a power-fail reset will also clear the bit. this bit helps software in determining the caus e of a reset. if ewt = 0, the watchdog timer will have no affect on this bit. ewt: enable watchdog timer reset. setting this bi t will enable the watchdog timer reset function.
preliminary W79E648 publication release date: 05/31/2004 - 27 - revision a1 rwt: reset watchdog timer. this bit helps in putti ng the watchdog timer into a know state. it also helps in resetting the watchdog timer before a ti me-out occurs. failing to set the ewt before time-out will cause an interrupt, if ewdi (e ie.4) is set, and 512 clocks after that a watchdog timer reset will be generated if ewt is set. th is bit is self-clearing by hardware. the wdcon sfr is set to a 0x0x0xx0b on an external reset. wtrf is set to a 1 on a watchdog timer reset, but to a 0 on power on/down resets. wtrf is not altered by an external reset. por is set to 1 by a power-on reset. ewt is set to 0 on a power-on reset and unaffected by other resets. all the bits in this sfr have unrestricted read access. por, ewt, wdif and rwt require timed access procedure to write. the remaining bits hav e unrestricted write accesses. please refer ta register discription. ta eg c7h wdcon reg d8h ckcon reg 8eh mov ta, #aah mov ta, #55h setb wdcon.0 ; reset watchdog timer orl ckcon, #11000000b ; select 26 bits watchdog timer mov ta, #aah mov ta, #55h orl wdcon, #00000010b ; enable watchdog accumulator bit: 7 6 5 4 3 2 1 0 acc.7 acc.6 acc.5 acc.4 a cc.3 acc.2 acc.1 acc.0 mnemonic: acc address: e0h acc.7-0: the a (or acc) register is the standard 8052 accumulator. extended interrupt enable bit: 7 6 5 4 3 2 1 0 - - - ewdi - - - - mnemonic: eie address: e8h eie.7-5: reserved bits, will read high ewdi: enable watchdog timer interrupt b register bit: 7 6 5 4 3 2 1 0 b.7 b.6 b.5 b.4 b.3 b.2 b.1 b.0 mnemonic: b address: f0h
preliminary W79E648 - 28 - b.7-0: the b register is the standard 8052 regist er that serves as a second accumulator. extended interrupt priority bit: 7 6 5 4 3 2 1 0 - - - pwdi - - - - mnemonic: eip address: f8h eip.7-5: reserved bits. pwdi: watchdog timer interrupt priority. 7. instruction the W79E648 executes all the instructions of the standard 8032 family. the operation of these instructions, their effect on the fl ag bits and the status bits is exac tly the same. however, timing of these instructions is different. the reason for this is two fold. firstly, in the W79E648, each machine cycle consists of 4 clock periods, while in the standar d 8032 it consists of 12 clock periods. also, in the W79E648 there is only one fetch per machine cycle i. e. 4 clocks per fetch, while in the standard 8032 there can be two fetches per machine cycle, which works out to 6 clocks per fetch. the advantage the W79E648 has is that since there is only one fetch per machine cycle, the number of machine cycles in most cases is equal to the number of operands that the instruction has. in case of jumps and calls there will be an additional cycle that will be needed to calculate the new address. but overall the W79E648 reduces the number of dummy fetches and wasted cycles, thereby improving efficiency as compared to the standard 8032. 7.1 instruction timing the instruction timing for the W79E648 is an important aspect, especially for those users who wish to use software instructions to generate timing delays. also , it provides the user with an insight into the timing differences between the W79E648 and t he standard 8032. in the W79E648 each machine cycle is four clock periods long. each clock peri od is designated a state. thus each machine cycle is made up of four states, c1, c2 c3 and c4, in that order. due to the reduced time for each instruction execution, both the clock edges are used for internal ti ming. hence it is important that the duty cycle of the clock be as close to 50% as possible to avoi d timing conflicts. as mentioned earlier, the W79E648 does one op-code fetch per machine cycle. therefore, in most of the instructions, the number of machine cycles needed to execute the in struction is equal to the number of bytes in the instruction. of the 256 available op-codes, 128 of them are single cy cle instructions. thus more than half of all op- codes in the W79E648 are executed in just four clo ck periods. most of the tw o-cycle instructions are those that have two byte instruction codes. howeve r there are some instructions that have only one byte instructions, yet they are tw o cycle instructions. one instructi on which is of importance is the movx instruction. in the standard 8032, the movx inst ruction is always two machine cycles long. however in the W79E648, the user has a facility to stretch the duration of this instruction from 2 machine cycles to 9 machine cycles. the rd and wr strobe lines are also proportionately elongated. this gives the user flexibility in accessi ng both fast and slow peripher als without the use of external circuitry and with minimum software overhead. the rest of the instruct ions are either three, four or five machine cycle instructions. note that in the W79E648, based on the number of machine cycles, there are five different types, while in t he standard 8032 there are only three. however, in the W79E648 each machine cycle is made of only 4 clo ck periods compared to the 12 clock periods for
preliminary W79E648 publication release date: 05/31/2004 - 29 - revision a1 the standard 8032. therefore, even though the number of categories has increased, each instruction is at least 1.5 to 3 times faster than the standard 8032 in terms of clock periods. single cycle c4 c3 c2 c1 clk ale psen ad7-0 port 2 a7-0 address a15-8 data_ in d7-0 figure 3. single cycle instruction timing instruction fetch c4 c3 c2 c1 op-code address a15-8 address a15-8 ale psen pc ad7-0 port 2 clk operand fetch c4 c3 c2 c1 operand pc+1 figure 4. two cycle instruction timing
preliminary W79E648 - 30 - operand operand a7-0 a7-0 a7-0 op-code address a15-8 address a15-8 address a15-8 operand fetch operand fetch instruction fetch c2 c3 c4 c2 c3 c4 c4 c3 c2 c1 c1 c1 clk ale psen ad7-0 port 2 figure 5. three cycle instruction timing operand operand operand op-code address a15-8 address a15-8 address a15-8 address a15-8 a7-0 a7-0 a7-0 a7-0 operand fetch operand fetch operand fetch instruction fetch c2 c1 c4 c3 c2 c1 clk ale psen ad7-0 port 2 c4 c3 c2 c1 c4 c3 c2 c1 c4 c3 figure 6. four cycle instruction timing
preliminary W79E648 publication release date: 05/31/2004 - 31 - revision a1 operand operand operand op-code address a15-8 address a15-8 address a15-8 address a15-8 a7-0 a7-0 a7-0 a7-0 operand fetch operand fetch operand fetch operand fetch instruction fetch c2 c1 c4 c3 c2 c1 clk ale psen ad7-0 port 2 c4 c3 c2 c1 c4 c3 c2 c1 c4 c3 c2 c1 c4 c3 operand a7-0 address a15-8 figure 7. five cycle instruction timing 7.1.1 external data memory access timing the timing for the movx instruction is another f eature of the W79E648. in the standard 8032, the movx instruction has a fixed execution time of 2 machine cycles. however in the W79E648, the duration of the access can be varied by the user. the instruction starts off as a normal op-code fetc h of 4 clocks. in the next machine cycle, the W79E648 puts out the address of the external data memory and the ac tual access occurs here. the user can change the duration of this access time by setting the stretch value. the clock control sfr (ckcon) has three bits that control the stretc h value. these three bits are m2-0 (bits 2-0 of ckcon). these three bits give the user 8 differ ent access time options. the stretch can be varied from 0 to 7, resulting in movx instructions that last from 2 to 9 machine cycles in length. note that the stretching of the instruction only resu lts in the elongation of the movx inst ruction, as if the state of the cpu was held for the desired period. there is no effe ct on any other instruct ion or its timing. by default, the stretch value is set at 1, giving a movx instruction of 3 machine cycles. if desired by the user the stretch value can be set to 0 to give t he fastest movx instruction of only 2 machine cycles. table 4. data memory cycle stretch values m2 m1 m0 machine cycles rd or wr strobe width in clocks rd or wr strobe width @ 25 mhz rd or wr strobe width @ 40 mhz 0 0 0 2 2 80 ns 50 ns 0 0 1 3 (default) 4 160 ns 100 ns 0 1 0 4 8 320 ns 200 ns
preliminary W79E648 - 32 - continued m2 m1 m0 machine cycles rd or wr strobe width in clocks rd or wr strobe width @ 25 mhz rd or wr strobe width @ 40 mhz 0 1 1 5 12 480 ns 300 ns 1 0 0 6 16 640 ns 400 ns 1 0 1 7 20 800 ns 500 ns 1 1 0 8 24 960 ns 600 ns 1 1 1 9 28 1120 ns 700 ns next instruction machine cycle second machine cycle first machine cycle last cycle of previous instruction c4 port 2 port 0 wr psen ale clk c3 c2 d0-d7 a0-a7 d0-d7 a0-a7 d0-d7 a0-a7 d0-d7 a15-a8 a15-a8 a15-a8 a15-a8 a0-a7 c1 c4 c3 c2 c1 c4 c3 c2 c1 c4 c3 c2 c1 movx instruction cycle next inst. read next inst. address movx data out movx data address movx inst. address movx inst . figure 8. data memory write with stretch value = 0
preliminary W79E648 publication release date: 05/31/2004 - 33 - revision a1 next instruction machine cycle third machine cycle second machine cycle first machine cycle last cycle of previous instruction c4 port 2 port 0 wr psen ale clk c3 c2 d0-d7 a0-a7 d0-d7 a0-a7 d0-d7 a0-a7 d0-d7 a15-a8 a15-a8 a15-a8 a15-a8 a0-a7 c1 c4 c3 c2 c1 c4 c3 c2 c1 c4 c3 c2 c1 movx instruction cycle next inst. read next inst. address movx data out movx data address movx inst. address movx inst. c4 c3 c2 c1 figure 9. data memory write with stretch value = 1 next instruction machine cycle fourth machine cycle third machine cycle second machine cycle first machine cycle last cycle of previous instruction c4 port 2 port 0 wr psen ale clk c3 c2 d0-d7 a0-a7 d0-d7 a0-a7 d0-d7 a0-a7 d0-d7 a15-a8 a15-a8 a15-a8 a15-a8 a0-a7 c1 c4 c3 c2 c1 c4 c3 c2 c1 c4 c3 c2 c1 movx instruction cycle next inst. read next inst. address movx data out movx data address movx inst. address movx inst. c4 c3 c2 c1 c4 c3 c2 c1 figure 10. data memory write with stretch value = 2
preliminary W79E648 - 34 - 8. power management the W79E648 has several features that help the user to control the power consum ption of the device. the power saving features are basically the power down mode, economy mode and the idle mode of operation. idle mode the user can put the device into idle mode by writing 1 to the bit pcon.0. the instruction that sets the idle bit is the last instruction that will be execut ed before the device goes into idle mode. in the idle mode, the clock to the cpu is hal ted, but not to the interrupt, timer, watchdog timer and serial port blocks. this forces the cpu state to be frozen; t he program counter, the stack pointer, the program status word, the accumulator and the other regist ers hold their contents. the ale and psen pins are held high during the idle state. the port pins hold t he logical states they had at the time idle was activated. the idle mode can be terminated in two ways . since the interrupt controller is still active, the activation of any enabled interrupt can wake up the proc essor. this will automatically clear the idle bit, terminate the idle mode, and the interrupt servic e routine(isr) will be ex ecuted. after the isr, execution of the program will continue from the in struction which put the device into idle mode. the idle mode can also be exited by activating the reset. the device can be put into reset either by applying a high on the external rst pin, a power on reset condition or a watchdog timer reset. the external reset pin has to be held high for at leas t two machine cycles i.e. 8 clock periods to be recognized as a valid reset. in the reset conditi on the program counter is reset to 0000h and all the sfrs are set to the reset condition. since the clo ck is already running there is no delay and execution starts immediately. in the idle mode, the watchdog timer continues to run, and if enabled, a time-out will cause a watchdog timer interrupt which will wa ke up the device. the software must reset the watchdog timer in order to preempt the reset which will occur after 512 clock periods of the time-out. when the W79E648 is exiting from an idle mode with a reset, the instruction following the one which put the device into idle mode is not execut ed. so there is no danger of unexpected writes. power down mode the device can be put into power down mode by writ ing 1 to bit pcon.1. the instruction that does this will be the last instruction to be executed bef ore the device goes into power down mode. in the power down mode, all the clocks are stopped and the devic e comes to a halt. all activity is completely stopped and the power consumption is reduced to the lo west possible value. in this state the ale and psen pins are pulled low. the port pins output the values held by their respective sfrs. the W79E648 will exit the power down mode with a reset or by an external interrupt pin enabled as level detect. an external reset can be used to exit the power down stat e. the high on rst pin terminates the power down mode, and restarts the clock. the program execution will restart from 0000h. in the power down mode, the clock is stopped, so the watchdog timer cannot be used to provide the reset to exit power down mode. the W79E648 can be woken from the power down mode by forcing an external interrupt pin activated, provided the corresponding interrupt is enabled, while the global enable(ea) bit is set and the external input has been set to a level detect m ode. if these conditions are met, then the low level on the external pin re-starts the oscillator. then dev ice executes the interrupt service routine for the corresponding external interrupt. after the interrupt service routine is completed, the program execution returns to the instruction after the one which put the device into power down mode and continues from there.
preliminary W79E648 publication release date: 05/31/2004 - 35 - revision a1 table 5. status of external pins during idle and power down mode program memory ale psen port0 port1 port2 port3 idle internal 1 1 data data data data idle external 1 1 float data address data power down internal 0 0 data data data data power down external 0 0 float data data data reset conditions the user has several hardware related options fo r placing the W79E648 into reset condition. in general, most register bits go to their reset value irre spective of the reset condition, but there are a few flags whose state depends on the source of reset. the user can use these flags to determine the cause of reset using software. there are two ways of putting the device into reset state. they are external reset and watchdog reset. external reset the device continuously samples the rst pin at state c4 of every ma chine cycle. therefore the rst pin must be held for at least 2 machine cycles to ensure detection of a valid rst high. the reset circuitry then synchronously applies the internal reset signal. thus the reset is a synchronous operation and requires the clock to be running to cause an external reset. once the device is in reset condition, it will rema in so as long as rst is 1. even after rst is deactivated, the device will continue to be in rese t state for up to two machine cycles, and then begin program execution from 0000h. there is no flag associ ated with the external reset condition. however since the other two reset sources have flags, the ex ternal reset can be considered as the default reset if those two flags are cleared. the software must clear the por flag after reading i t, otherwise it will not be possible to correctly determine future reset sources. if the power fails, i.e. falls below vrst, then the device will once again go into reset state. when the power returns to the proper operating levels, the device will again perform a power on reset delay and set the por flag. watchdog timer reset the watchdog timer is a free running timer with progra mmable time-out intervals. the user can clear the watchdog timer at any time, causing it to restar t the count. when the time-out interval is reached an interrupt flag is set. if the watchdog reset is enabled and the watchdog timer is not cleared, then 512 clocks from the flag being set, the watchdog timer will generate a reset . this places the device into the reset condition. the reset condition is ma intained by hardware for two machine cycles. once the reset is removed the devic e will begin execution from 0000h.
preliminary W79E648 - 36 - reset state most of the sfrs and registers on the device will go to the same condition in the reset state. the program counter is forced to 0000h and is held ther e as long as the reset condition is applied. however, the reset state does not affect the on- chip ram. the data in the ram will be preserved during the reset. however, the stack pointer is re set to 07h, and therefore the stack contents will be lost. the ram contents will be lost if the v dd falls below approximately 2v , as this is the minimum voltage level required for the ram to operate normally. therefore after a first time power on reset the ram contents will be indeterminate. during a power fa il condition, if the power falls below 2v, the ram contents are lost. after a reset most sfrs are cleared. interrupt s and timers are disabled. the watchdog timer is disabled if the reset source was a por. the port sf rs have ffh written into them which puts the port pins in a high state. port 0 floats as it does not have on-chip pull-ups. table 6. sfr reset value sfr name reset value sfr name reset value p0 11111111b ie 00000000b sp 00000111b saddr 00000000b dpl 00000000b p3 11111111b dph 00000000b ip x0000000b pmr 010xx0x0b saden 00000000b status 000x0000b t2con 00000000b pc 00000000b t2mod 00000x00b pcon 00xx0000b rcap2l 00000000b tcon 00000000b rcap2h 00000000b tmod 00000000b tl2 00000000b tl0 00000000b th2 00000000b tl1 00000000b ta 11111111b th0 00000000b psw 00000000b th1 00000000b wdcon 0x0x0xx0b ckcon 00000001b acc 00000000b p1 11111111b eie xxx 00000b p4cona 00000000b p4conb 00000000b p40al 00000000b p40ah 00000000b p41al 00000000b p41ah 00000000b p42al 00000000b p42ah 00000000b p43al 00000000b p43ah 00000000b chpcon 00000000b p4csin 00000000b romcon 00000111b sfral 00000000b sfrah 00000000b sfrfd 00000000b sfrcn 00111111b p4 xxxx 1111b
preliminary W79E648 publication release date: 05/31/2004 - 37 - revision a1 table 6. sfr reset value, continued sfr name reset value sfr name reset value scon 00000000b b 00000000b sbuf xxxxxxxx b eip xxx00000b p2 11111111b pwmcon1 00000000b pwmcon2 00000000b pwm0 00000000b pwm1 00000000b pwm2 00000000b pwm3 00000000b pwm4 00000000b pwm5 00000000b the wdcon sfr bits are set/cleared in rese t condition depending on the source of the reset. external reset watchdog reset power on reset wdcon 0x0x0xx0b 0x0x01x0b 01000000b the por bit wdcon.6 is set only by the power on reset. the wtrf bit wdcon.2 is set when the watchdog timer causes a reset. a power on reset will also clear this bit. the ewt bit wdcon.1 is cleared by power on resets. this disables the wa tchdog timer resets. a watchdog or external reset does not affect the ewt bit. 9. interrupts the W79E648 has a two priority level interrupt stru cture with 11 interrupt sources. each of the interrupt sources has an individual priority bit, fl ag, interrupt vector and enable bit. in addition, the interrupts can be globally enabled or disabled. interrupt sources the external interrupts int0 and int1 can be either edge triggered or level triggered, depending on bits it0 and it1. the bits ie0 and ie1 in the tcon register are the flags which are checked to generate the interrupt. in the edge triggered mode, t he intx inputs are sampled in every machine cycle. if the sample is high in one cycle and low in the next, then a high to low transition is detected and the interrupts request flag iex in tcon is se t. the flag bit requests the interrupt. since the external interrupts are sampled every machine cycle, they have to be held high or low for at least one complete machine cycle. the iex flag is automatica lly cleared when the service routine is called. if the level triggered mode is selected, then the requesting sour ce has to hold the pin low till the interrupt is serviced. the iex flag will not be cleared by the hardware on entering the service routine. if the interrupt continues to be held low even after the serv ice routine is completed, then the processor may acknowledge another interrupt r equest from the same source.
preliminary W79E648 - 38 - the timer 0 and 1 interrupts are generated by the tf0 and tf1 flags. these flags are set by the overflow in the timer 0 and timer 1. the tf0 and tf1 flags are automatically cleared by the hardware when the timer interrupt is serviced. the timer 2 interrupt is generated by a logical or of the tf2 and the exf2 flags. these flags are set by ov erflow or capture/reload events in the timer 2 operation. the hardware does not clear these flags w hen a timer 2 interrupt is executed. software has to resolve the cause of the interrupt bet ween tf2 and exf2 and clear the appropriate flag. the watchdog timer can be used as a system monitor or a simple timer. in either case, when the time-out count is reached, the watchdog timer interrupt flag wdif (wdcon.3) is set. if the interrupt is enabled by the enable bit eie.4, then an interrupt will occur. all the bits that generate interrupts can be set or reset by hardware, and thereby software initiated interrupts can be generated. each of the individual interrupts can be enabled or disabled by setting or clearing a bit in the ie sfr. ie also has a global enable/disable bit ea, which can be cleared to disable all the interrupts. priority level structure there are three priority levels for the interrupt s, highest, high and low. the interrupt sources can be individually set to either high or low levels. natu rally, a higher priority interrupt cannot be interrupted by a lower priority interrupt. however there ex ists a pre-defined hierarchy amongst the interrupts themselves. this hierarchy comes into play when the interrupt controller has to resolve simultaneous requests having the same priority level. this hier archy is defined as shown below; the interrupts are numbered starting from the highest priority to the lowest. table 7. priority structure of interrupts source flag vector address priority level external interrupt 0 ie0 0003h 1(highest) timer 0 overflow tf0 000bh 2 external interrupt 1 ie1 0013h 3 timer 1 overflow tf1 001bh 4 serial port ri + ti 0023h 5 timer 2 overflow tf2 + exf2 002bh 6 watchdog timer wdif 0063h 7 (lowest)
preliminary W79E648 publication release date: 05/31/2004 - 39 - revision a1 10. programmable timers/counters the W79E648 has three 16-bit programmable time r/counters and one programmable watchdog timer. the watchdog timer is operationally quite different from the other two timers. 10.1 timer/counters 0 & 1 the W79E648 has two 16-bit timer/counters. each of these timer/counters has two 8 bit registers which form the 16 bit counting register. for timer/c ounter 0 they are th0, the upper 8 bits register, and tl0, the lower 8 bit register. similarly timer/c ounter 1 has two 8 bit registers, th1 and tl1. the two can be configured to operate either as timers, counting machine cycles or as counters counting external inputs. when configured as a "timer", the timer counts cl ock cycles. the timer clock can be programmed to be thought of as 1/12 of t he system clock or 1/4 of the system clock. in the "counter" mode, the register is incremented on the falling edge of the external input pin, t0 in case of timer 0, and t1 for timer 1. the t0 and t1 inputs are sampled in every machine cycle at c4. if the sampled value is high in one machine cycle and low in the next, then a valid high to low transition on the pin is recognized and the count register is incremented. since it takes two machine cycles to recognize a negative transition on the pin, the maximum rate at which c ounting will take place is 1/24 of the master clock frequency. in either the "timer" or "counter" mode, the count register will be updated at c3. therefore, in the "timer" mode, the recognized negative transition on pin t0 and t1 can cause the count register value to be updated only in the ma chine cycle following the one in which the negative edge was detected. the "timer" or "counter" function is selected by the " ct / " bit in the tmod special function register. each timer/counter has one selection bit fo r its own; bit 2 of tmod selects the function for timer/counter 0 and bit 6 of tmod selects the function for timer/counter 1. in addition each timer/counter can be set to operate in any one of four possible modes. the mode selection is done by bits m0 and m1 in the tmod sfr. time-base selection the W79E648 gives the user two modes of operation for the timer. the timers can be programmed to operate like the standard 8051 family, c ounting at the rate of 1/12 of the clock speed. this will ensure that timing loops on the W79E648 and the standard 8051 can be matched. this is the default mode of operation of the W79E648 timers. the user also has the option to count in the turbo mode, where the timers will increment at the rate of 1/4 clock speed. this will straight-away increase the counting speed three times. this selection is done by the t0 m and t1m bits in ckcon sfr. a reset sets these bits to 0, and the timers then operate in the standard 8051 mode. the user should set these bits to 1 if the timers are to operate in turbo mode. mode 0 in mode 0, the timer/counters act as a 8 bit counter with a 5 bit, divide by 32 pre-scale. in this mode we have a 13 bit timer/counter. the 13 bit counter cons ists of 8 bits of thx and 5 lower bits of tlx. the upper 3 bits of tlx are ignored. the negative edge of the clock increm ents the count in the tlx register. when the fifth bit in tlx moves from 1 to 0, then the count in the thx regi ster is incremented. when the count in thx moves from ffh to 00h, then the overflow flag tfx in tc on sfr is set. the counted input is enabled only if
preliminary W79E648 - 40 - trx is set and either gate = 0 or intx = 1. when ct / is set to 0, then it will count clock cycles, and if ct / is set to 1, then it will count 1 to 0 transit ions on t0 (p3.4) for timer 0 and t1 (p3.5) for timer 1. when the 13 bit count reaches 1fffh the nex t count will cause it to roll-over to 0000h. the timer overflow flag tfx of the relevant timer is set and if enabled an interrupts will occur. note that when used as a timer, the time-base may be either cl ock cycles/12 or clock cy cles/4 as selected by the bits txm of the ckcon sfr. 1/4 1/12 c/t = tmod.2 (c/t = tmod.6) t0m = ckcon.3 (t1m = ckcon.4) m1,m0 = tmod.1,tmod.0 (m1,m0 = tmod.5,tmod.4) interrupt t0 = p3.4 (t1 = p3.5) th0 (th1) tl0 (tl1) tf0 (tf1) tr0 = tcon.4 (tr1 = tcon.6) gate = tmod.3 (gate = tmod.7) int0 = p3.2 (int1 = p3.3) 7 0 tfx 4 7 0 timer 1 functions are shown in brackets 1 00 0 0 1 01 osc figure 11. timer/counter mode 0 & mode 1 mode 1 mode 1 is similar to mode 0 except that the counting register form s a 16 bit counter, rather than a 13 bit counter. this means that all the bits of th x and tlx are used. roll-over occurs when the timer moves from a count of ffffh to 0000h. the timer overfl ow flag tfx of the relevant timer is set and if enabled an interrupt will occur. the selection of the ti me-base in the timer mode is similar to that in mode 0. the gate function operates similarly to that in mode 0. mode 2 in mode 2, the timer/counter is in the auto rel oad mode. in this mode, tlx acts as a 8 bit count register, while thx holds the reload value. when the tlx register overflows from ffh to 00h, the tfx bit in tcon is set and tlx is reloaded with the c ontents of thx, and the c ounting process continues from here. the reload operation leaves the cont ents of the thx register unchanged. counting is enabled by the trx bit and proper setting of gate and intx pins. as in the other two modes 0 and 1 mode 2 allows counting of either clock cycles (clock/12 or clock/4) or pulses on pin tn.
preliminary W79E648 publication release date: 05/31/2004 - 41 - revision a1 1/4 1/12 t0m = ckcon.3 (t1m = ckcon.4) c/t = tmod.2 (c/t = tmod.6) interrupt t0 = p3.4 (t1 = p3.5) th0 (th1) tl0 (tl1) tf0 (tf1) tr0 = tcon.4 (tr1 = tcon.6) gate = tmod.3 (gate = tmod.7) int0 = p3.2 (int1 = p3.3) 7 0 tfx 7 0 timer 1 functions are shown in brackets 1 0 0 1 osc figure 12. timer/counter mode 2. mode 3 mode 3 has different operating methods for the two ti mer/counters. for timer/c ounter 1, mode 3 simply freezes the counter. timer/counter 0, however, configures tl0 and th0 as two separate 8 bit count registers in this mode. the logic for this mode is shown in the figure. tl0 uses the timer/counter 0 control bits ct / , gate, tr0, int0 and tf0. the tl0 can be used to count clock cycles (clock/12 or clock/4) or 1-to-0 transitions on pin t0 as determined by c/t (tmod.2). th0 is forced as a clock cycle counter (clock/12 or clock/ 4) and takes over the use of tr 1 and tf1 from timer/counter 1. mode 3 is used in cases where an extra 8 bit timer is needed. with timer 0 in mode 3, timer 1 can still be used in modes 0, 1 and 2., but its flexibility is somewhat limited. while its basic functionality is maintained, it no longer has control over its over flow flag tf1 and the enable bit tr1. timer 1 can still be used as a timer/counter and retains the use of gate and int1 pin. in this condition it can be turned on and off by switching it out of and into its own mode 3. it can also be used as a baud rate generator for the serial port.
preliminary W79E648 - 42 - 10.2 timer/counter 2 timer/counter 2 is a 16 bit up/down counter which is configured by the t2mo d register and controlled by the t2con register. timer/counter 2 is equipped with a capture/reload capability. as with the timer 0 and timer 1 counters, there exists consi derable flexibility in selecting and controlling the clock, and in defining the operating mode. the clo ck source for timer/counter 2 may be selected for either the external t2 pin (c/t2 = 1) or the crysta l oscillator, which is divided by 12 or 4 (c/t2 = 0). the clock is then enabled when tr2 is a 1, and disabled when tr2 is a 0. 1/4 1/12 t0m = ckcon.3 interrupt c/t = tmod.2 t0 = p3.4 th0 tl0 tr0 = tcon.4 gate = tmod.3 tr1 = tcon.6 int0 = p3.2 7 0 tf1 7 0 interrupt tf0 1 0 0 1 osc figure 13. timer/counter 0 mode 3 capture mode the capture mode is enabled by setting the cp rl /2 bit in the t2con register to a 1. in the capture mode, timer/counter 2 serves as a 16 bit up count er. when the counter rolls over from ffffh to 0000h, the tf2 bit is set, which will generate an in terrupt request. if the exen2 bit is set, then a negative transition of t2ex pin will cause the value in the tl2 and th2 register to be captured by the rcap2l and rcap2h registers. this action also caus es the exf2 bit in t2con to be set, which will also generate an interrupt. setting the t2cr bit (t2m od.3), the W79E648 allows hardware to reset timer 2 automatically after the va lue of tl2 and th2 have been captured.
preliminary W79E648 publication release date: 05/31/2004 - 43 - revision a1 1/4 1/12 t2m = ckcon.5 c/t2 = t2con.1 t2con.7 t2 = p1.0 t2con.6 tr2 = t2con.2 t2ex = p1.1 exen2 = t2con.3 exf2 timer 2 interrupt tf2 th2 tl2 rcap2h rcap2l 1 0 0 1 osc figure 14. 16-bit capture mode auto-reload mode, counting up the auto-reload mode as an up counter is enabled by clearing the cp rl /2 bit in the t2con register and clearing the dcen bit in t2mod register. in th is mode, timer/counter 2 is a 16 bit up counter. when the counter rolls over from ffffh, a reload is generated that causes the contents of the rcap2l and rcap2h registers to be reloaded into the tl2 and th2 registers. the reload action also sets the tf2 bit. if the exen2 bit is set, then a negative transition of t2ex pin will also cause a reload. this action also sets the exf2 bit in t2con. 1/4 1/12 t2m = ckcon.5 c/t2 = t2con.1 t2con.7 t2 = p1.0 t2con.6 tr2 = t2con.2 t2ex = p1.1 exen2 = t2con.3 exf2 timer 2 interrupt tf2 th2 tl2 rcap2h rcap2l 1 0 0 1 osc figure 15. 16-bit auto-reload mode, counting up
preliminary W79E648 - 44 - auto-reload mode, counting up /down timer/counter 2 will be in auto-re load mode as an up/down counter if cp rl /2 bit in t2con is cleared and the dcen bit in t2mod is set. in this mode, timer/counter 2 is an up/down counter whose direction is controlled by the t2ex pin. a 1 on this pin cause the counter to count up. an overflow while counting up will cause the counter to be reloaded with the contents of the capture registers. the next down count following the case where the contents of timer/counter equal the capture registers will load an ffffh into timer/counter 2. in either event a reload will set the tf2 bit. a reload will also toggle the exf2 bit. however, t he exf2 bit can not generate an interrupt while in this mode. c/t = t2con.1 1/4 1/12 t2m = ckcon.5 down counting reload value t2con .7 up counting reload value t2 = p1.0 t2con.6 tr2 = t2con.2 t2ex = p1.1 exf2 timer 2 interrupt tf2 th2 tl2 rcap2h rcap2l 1 0 0 1 0ffh 0ffh dcen = 1 osc figure 16. 16-bit auto-reload up/down counter baud rate generator mode the baud rate generator mode is enabled by setting either the rclk or tclk bits in t2con register. while in the baud rate generator mode, timer/counter 2 is a 16 bit counter with auto reload when the count rolls over from ffffh. however, rolling over does not set the tf2 bit. if exen2 bit is set, then a negative transition of the t2ex pin will set exf2 bi t in the t2con register and cause an interrupt request. c/t = t2con.1 t2 = p1.0 t2con.6 tr2 = t2con.2 t2ex = p1.1 exen2 = t2con.3 exf2 timer 2 overflow timer 2 interrupt th2 tl2 rcap2h rcap2l 0 1 osc figure 17. baud rate generator mode
preliminary W79E648 publication release date: 05/31/2004 - 45 - revision a1 10.3 pulse width modulated outputs (pwm) there are six pulse width modulated output channel s to generate pulses of programmable length and interval. the repetition frequency is defined by an 8- bit prescaler pwmp, which supplies the clock for the counter. the prescaler and counter are common to both pwm channels. the 8-bit counter counts modular 255 (0 ~ 254). the value of the 8-bit count er compared to the contents of six registers: pwm0, pwm1, pwm2, pwm3 and pwm4. provided the contents of either these registers is greater than the counter value, the corresponding pwm0, pw m1, pwm2, pwm3, pwm4 or pwm5 output is set high. if the contents of these registers are equal to, or less than the counter value, the output will be low. the pulse-width-ratio is defined by the contents of the registers pwm0, pwm1, pwm2, pwm3, pwm4 and pwm5. the pulse-width-ratio is in the range of 0 to 1 and may be programmed in increments of 1/255. enpwm0, enpwm1, enpw m2, enpwm3, enpwm4 and enpwm5 bit will enable or disable pwm output. buffered pwm outputs may be used to drive dc moto rs. the rotation speed of the motor would be proportional to the contents of pwm0 /1/2/3/4/5. the repetition frequency pwm f , at the pwm0/1/2/3/4/5 output is given by: 255 ) 1 ( 2 + = pwmp f f osc pwm prescaler division factor = pwm + 1 pwmn high/low ratio of (pwmn) - 255 pwmn) ( pwmn = this gives a repetition frequency range of 123 hz to 31.4k hz ( osc f = 16m hz). by loading the pwm registers with either 00h or ffh, the pwm channel s will output a constant high or low level, respectively. since the 8-bit counter counts modulo 255, it can never actually reach the value of the pwm registers when they are loaded with ffh. when a compare register (pwm0, pwm1, pwm2, pw m3, pwm4, pwm5) is loaded with a new value, the associated output updated immediately. it does not have to wait until the end of the current counter period. there is w eakly pulled high on pwm output.
preliminary W79E648 - 46 - f 1/2 osc prescaler pwmp 8bit counter pwm0 comparator pwm1 comparator pwm1 pwm1oe pwm0oe pwm0 (p1.0) (p1.1) 8bit counter pwm2 comparator pwm3 comparator pwm3 pwm3oe pwm2oe pwm2 (p1.2) (p1.3) enpwm0/1/2/3/4 8bit counter pwm4 comparator pwm5 comparator pwm5 pwm5oe pwm4oe pwm4 (p1.4) (p1.5) figure 1 pwm diagram please refer as below code. mov pwmcon1, #00110011b ; enable pwm3, 2, 1, 0 mov pwmcon2, #00000101b ; enable pwm4 mov pwmp, #40h ; fpwm = xt/(2*(1+pwmp)*255) mov pwm0, #14h ; duty cycle high/low = pwm0/(255-pmw0) mov pwm1, #18h mov pwm2, #20h mov pwm3, #b0h mov pwm4, #40h mov pwmcon1, #11111111b ; output enable pwm3, 2, 1, 0
preliminary W79E648 publication release date: 05/31/2004 - 47 - revision a1 pwm3 register bit: 7 6 5 4 3 2 1 0 mnemonic: pwm3 address: deh pwm2 register bit: 7 6 5 4 3 2 1 0 mnemonic: pwm2 address: ddh pwm control 1 register bit: 7 6 5 4 3 2 1 0 pwm3oe pwm2oe enpwm3 enpwm2 pwm1oe pwm0oe enpwm1 enwpm0 mnemonic: pwmcon1 address: dch pwm3oe: output enable for pwm3 pwm2oe: output enable for pwm2 enpwm3: enable pwm3 enpwm2: enable pwm2 pwm1oe: output enable for pwm1 pwm0oe: output enable for pwm0 enpwm1: enable pwm1 enpwm0: enable pwm0 pwm1 register bit: 7 6 5 4 3 2 1 0 mnemonic: pwm1 address: dbh pwm0 register bit: 7 6 5 4 3 2 1 0 mnemonic: pwm0 address: dah pwmp register bit: 7 6 5 4 3 2 1 0 mnemonic: pwmp address: d9h
preliminary W79E648 - 48 - pwm4 register bit: 7 6 5 4 3 2 1 0 mnemonic: pwm4 address: cfh pwm control 2 register bit: 7 6 5 4 3 2 1 0 - - - - pwm5 oe- pwm4 oe enwp m5 enwp m4 mnemonic: pwmcon2 address: ceh pwm5oe: output enable for pwm5 pwm4oe: output enable for pwm4 enpwm5: enable for pwm5 enpwm4: enable for pwm4 pwm5 register bit: 7 6 5 4 3 2 1 0 mnemonic: pwm5 address: c3h 10.4 watchdog timer the watchdog timer is a free-running timer which c an be programmed by the user to serve as a system monitor, a time-base generator or an event timer. it is basically a set of dividers that divide the system clock. the divider output is selectable and determines the time -out interval. when the time-out occurs a flag is set, which can cause an interrupt if enabled, and a system reset can also be caused if it is enabled. the interrupt will occur if the i ndividual interrupt enable and the global enable are set. the interrupt and reset functions are independent of each other and may be used separately or together depending on the users software.
preliminary W79E648 publication release date: 05/31/2004 - 49 - revision a1 16 wd1,wd0 00 01 10 11 interrupt reset enable watchdog timer reset ewt(wdcon.1) reset watchdog rwt (wdcon.0) 0 17 19 20 22 23 25 time-out wdif wtrf 512 clock delay ewdi(eie.4) xt figure 19. watchdog timer the watchdog timer should first be restarted by using rw t. this ensures that the timer starts from a known state. the rwt bit is used to restart the watc hdog timer. this bit is self clearing, i.e. after writing a 1 to this bit the software will automatica lly clear it. the watchdog timer will now count clock cycles. the time-out interval is selected by the two bits wd1 and wd0 (ckcon.7 and ckcon.6). when the selected time-out occurs, the watchdog in terrupt flag wdif (wdcon.3) is set. after the time-out has occurred, the watchdog timer wait s for an additional 512 clock cycles. if the watchdog reset ewt (wdcon.1) is enabled, then 512 clocks after the time-out, if there is no rwt, a system reset due to watchdog timer will occur. this will last for two machine cycles, and the watchdog timer reset flag wtrf (wdcon.2) will be set. this indi cates to the software that the watchdog was the cause of the reset. when used as a simple timer, the reset and interrupt functions are disabled. the timer will set the wdif flag each time the timer completes the selected time interval. the wdif flag is polled to detect a time-out and the rwt allows software to restart t he timer. the watchdog timer can also be used as a very long timer. the interrupt feature is enabled in this case. every time the time-out occurs an interrupt will occur if the global interrupt enable ea is set. the main use of the watchdog timer is as a system monitor. this is important in real-time control applications. in case of some power glitches or electro-magnetic interference, the processor may begin to execute errant code. if this is left unc hecked the entire system may crash. using the watchdog timer interrupt during software development will allow the user to select ideal watchdog reset locations. the code is first written without the watchdog interrupt or reset. then the watchdog interrupt is enabled to identify code locations wher e interrupt occurs. the user can now insert instructions to reset the watchdog timer which w ill allow the code to run without any watchdog timer interrupts. now the watchdog timer reset is enabled and the watchdog interrupt may be disabled. if any errant code is executed now, then the reset wa tchdog timer instructions will not be executed at the required instants and watchdog reset will occur. the watchdog time-out selection will result in di fferent time-out values depending on the clock speed. the reset, when enabled, will occur 512 clocks after the time-out has occurred.
preliminary W79E648 - 50 - table 9. time-out values for the watchdog timer wd1 wd0 watchdog interval number of clocks time @ 1.8432 mhz time @ 10 mhz time @ 25 mhz 0 0 2 17 131072 71.11 ms 13.11 ms 5.24 ms 0 1 2 20 1048576 568.89 ms 104.86 ms 41.94 ms 1 0 2 23 8388608 4551.11 ms 838.86 ms 335.54 ms 1 1 2 26 67108864 36408.88 ms 6710.89 ms 2684.35 ms the watchdog timer will de disabled by a power-on/fail reset. the watchdog timer reset does not disable the watchdog timer, but will restart it. in general , software should restart the timer to put it into a known state. the control bits that support the watchdog timer are discussed below. watchdog control wdif: wdcon.3 - watchdog timer interrupt flag. this bit is set whenever the time-out occurs in the watchdog timer. if the watchdog interrupt is enabled (eie.4), then an interrupt will occur (if the global interrupt enable is set and other interrupt requirements are met). software or any reset can clear this bit. wtrf: wdcon.2 - watchdog timer reset flag. this bit is set whenever a watchdog reset occurs. this bit is useful for determined the cause of a reset. software must read it, and clear it manually. a power-fail reset will clear this bit. if ewt = 0, then this bit will not be affected by the watchdog timer. ewt: wdcon.1 - enable watchdog timer reset. this bit when set to 1 will enable the watchdog timer reset function. setting this bit to 0 will disable the watchdog timer reset function, but will leave the timer running. rwt: wdcon.0 - reset watchdog timer. this bit is used to clear the watchdog timer and to restart it. this bit is self-clearing, so afte r the software writes 1 to it the hardware will automatically clear it. if the watchdog timer re set is enabled, then the rwt has to be set by the user within 512 clocks of the time-out. if this is not done then a watchdog timer reset will occur.
preliminary W79E648 publication release date: 05/31/2004 - 51 - revision a1 clock control wd1, wd0: ckcon.7, ck con.6 - watchdog timer mode select bits. these two bits select the time- out interval for the watchdog timer. the rese t time is 512 clock longer than the interrupt time-out value. the default watchdog time-out is 2 17 clocks, which is the shortest time-out period. the ewt, wdif and rwt bits are protected by the timed access pr ocedure. this prevents software from accidentally enabling or disabling the watchdog timer. more import antly, it makes it highly improbable that errant code can enable or disable the watchdog timer. please refer as below demo program. org 63h mov ta,#aah mov ta,#55h clr wdif jnb execute_reset_flag, bypass_reset ; test if cpu need to reset. jmp $ ; wait to reset bypass_reset: mov ta,#aah mov ta,#55h setb rwt reti org 300h start: mov ckcon,#01h ; select 2 ^ 17 timer ; mov ckcon,#61h ; select 2 ^ 20 timer ; mov ckcon,#81h ; select 2 ^ 23 timer ; mov ckcon,#c1h ; select 2 ^ 26 timer mov ta,#aah mov ta,#55h mov wdcon,#00000011b setb ewdi setb ea jmp $ ; wait time out
preliminary W79E648 - 52 - 11. serial port serial port in the W79E648 is a full duplex port. the W79E648 provides the user with additional features such as the frame error detection and t he automatic address recognition. the serial ports are capable of synchronous as well as asynch ronous communication. in synchronous mode the W79E648 generates the clock and operates in a half duplex mode. in the asynchronous mode, full duplex operation is available. this means that it can simultaneously transmit and receive data. the transmit register and the receive buffer are bot h addressed as sbuf special function register. however any write to sbuf will be to the transmit register, while a read from sbuf will be from the receive buffer register. the serial port can operat e in four different modes as described below. mode 0 this mode provides synchronous communication with external devices. in this mode serial data is transmitted and received on the rxd line. txd is used to transmit the shift clock. the txd clock is provided by the W79E648 whether t he device is transmitting or receiv ing. this mode is therefore a half duplex mode of serial communication. in this m ode, 8 bits are transmitted or received per frame. the lsb is transmitted/received first. the baud rate is fixed at 1/12 or 1/4 of the oscillator frequency. this baud rate is determined by the sm2 bit (scon.5). when this bit is set to 0, then the serial port runs at 1/12 of the clock. when set to 1, the serial port runs at 1/4 of the clock. this additional facility of programmable baud rate in mode 0 is t he only difference between the standard 8051 and the W79E648. the functional block diagram is shown below. data enters and leaves the seri al port on the rxd line. the txd line is used to output the shift clock. the sh ift clock is used to shift data into and out of the W79E648 and the device at the other end of the line. any instruction t hat causes a write to sbuf will start the transmission. the shift clock will be activa ted and data will be shifted out on the rxd pin till all 8 bits are transmitted. if sm2 = 1, then the dat a on rxd will appear 1 clock period before the falling edge of shift clock on txd. the cl ock on txd then remains low for 2 clock periods, and then goes high again. if sm2 = 0, the data on rxd will appear 3 clo ck periods before the falling edge of shift clock on txd. the clock on txd then remains low for 6 cl ock periods, and then goes high again. this ensures that at the receiving end the dat a on rxd line can either be clock ed on the rising edge of the shift clock on txd or latched when the txd clock is low.
preliminary W79E648 publication release date: 05/31/2004 - 53 - revision a1 sbuf transmit shift register receive shift register tx shift parout internal data bus internal data bus rxd p3.0 alternate output function txd p3.1 alternate output function rxd p3.0 alternate iutput function serial port interrupt write to sbuf tx start sout ti ri ren parin load clock read sbuf sbuf tx clock ri serial controlle shift clock rx clock load sbuf rx start rx shift clock sin 4 12 1 0 sm2 osc figure 20. serial port mode 1 the ti flag is set high in c1 following the end of trans mission of the last bit. the serial port will receive data when ren is 1 and ri is zero. the shift clock (txd) will be activated and the serial port will latch data on the rising edge of shift clock. the external device should therefore present data on the falling edge on the shift clock. this process continues till a ll the 8 bits have been received. the ri flag is set in c1 following the last rising edge of the shift clo ck on txd. this will stop re ception, till the ri is cleared by software. mode 1 in mode 1, the full duplex asynchronous mode is us ed. serial communication frames are made up of 10 bits transmitted on txd and received on rxd. the 10 bi ts consist of a start bit (0), 8 data bits (lsb first), and a stop bit (1). on receive, the stop bit goes into rb8 in the sfr scon. the baud rate in this mode is variable. the serial baud can be programm ed to be 1/16 or 1/32 of the timer 1 overflow. since the timer 1 can be set to different reload values, a wide variation in baud rates is possible. transmission begins with a write to sbuf. the serial data is brought out on to txd pin at c1 following the first roll-over of divide by 16 counter. the nex t bit is placed on txd pin at c1 following the next rollover of the divide by 16 counter. thus the trans mission is synchronized to the divide by 16 counter and not directly to the write to sbuf signal. after a ll 8 bits of data are transmitted, the stop bit is transmitted. the ti flag is set in the c1 state a fter the stop bit has been put out on txd pin. this will be at the 10th rollover of the divide by 16 counter after a write to sbuf. reception is enabled only if ren is high. the serial por t actually starts the re ceiving of serial data, with the detection of a falling edge on the rxd pin. t he 1-to-0 detector continuously monitors the rxd line, sampling it at the rate of 16 times the selected baud rate. when a falling edge is detected, the divide by 16 counter is immediately reset. this helps to align the bit boundaries with the rollovers of the divide by 16 counter.
preliminary W79E648 - 54 - the 16 states of the counter effect ively divide the bit time into 16 slices. the bit detection is done on a best of three basis. the bit detector samples the rxd pin, at the 8th, 9th and 10th counter states. by using a majority 2 of 3 voting system, the bit val ue is selected. this is done to improve the noise rejection feature of the serial port. if the first bit detected after the falling edge of rxd pin is not 0, then this indicates an invalid start bit, and the reception is immediately aborted. the serial port again looks for a falling edge in the rxd line. if a valid start bit is detected, then the rest of the bits are also detected and shifted into the sbuf. after shifting in 8 data bits, there is one more shift to do, after which the sbuf and rb8 are loaded and ri is set. however certain conditions must be met before the loading and setting of ri can be done. 1. ri must be 0 and 2. either sm2 = 0, or the received stop bit = 1. if these conditions are met, then the stop bit goes to rb8, the 8 data bits go into sbuf and ri is set. otherwise the received frame may be lost. after the middle of the stop bit, the receiver goes back to looking for a 1-to-0 transition on the rxd pin. sbuf rb8 transmit shift register receive shift register tx shift parout d8 internal data bus internal data bus txd rxd serial port interrupt smod= (smod_1) tclk rclk sample write to sbuf tx start sout 0 1 0 1 ti 1 0 parin stop start load clock read sbuf timer 2 overflow (for serial port 0 only) timer 1 overflow tx clock ri serial controller rx clock load sbuf rx start rx shift 2 16 1-to-0 detector bit detector 16 clock sin figure 21. serial port mode 1
preliminary W79E648 publication release date: 05/31/2004 - 55 - revision a1 mode 2 this mode uses a total of 11 bits in asynch ronous full-duplex communication. the functional description is shown in the figure below. the frame cons ists of one start bit (0), 8 data bits (lsb first), a programmable 9th bit (tb8) and a stop bit (0). the 9t h bit received is put into rb8. the baud rate is programmable to 1/32 or 1/64 of the oscillator fr equency, which is determined by the smod bit in pcon sfr. transmission begins with a write to sbuf. the serial data is brought out on to txd pin at c1 following the first roll-over of the divide by 16 counter. the next bit is placed on txd pin at c1 following the next rollover of the divide by 16 count er. thus the transmission is synchronized to the divide by 16 counter, and not directly to the writ e to sbuf signal. after all 9 bits of data are transmitted, the stop bit is transmitted. the ti flag is set in the c1 state after the stop bit has been put out on txd pin. this will be at the 11th rollover of the divide by 16 counter after a write to sbuf. reception is enabled only if ren is high. the serial por t actually starts the re ceiving of serial data, with the detection of a falling edge on the rxd pin. t he 1-to-0 detector continuously monitors the rxd line, sampling it at the rate of 16 times the selected baud rate. when a falling edge is detected, the divide by 16 counter is immediately reset. this helps to align the bit boundaries with the rollovers of the divide by 16 counter. the 16 states of the counter effectively divide the bit time into 16 slices. the bit detection is done on a best of three basis. the bit detector samples the rxd pi n, at the 8th, 9th and 10th counter states. by using a majority 2 of 3 voti ng system, the bit value is selected. this is done to improve the noise rejection feature of the serial port. sbuf rb8 transmit shift register receive shift registe r tx shift parout d8 internal data bus internal data bus txd rxd serial port interrupt smod= (smod_1) sample write to sbuf tx start sout 0 1 ti parin stop start load clock read sbuf tx clock ri serial controller rx clock load sbuf rx start rx shift 2 16 1-to-0 detector bit detector 16 clock sin d8 tb8 osc figure 22. serial port mode 2 if the first bit detected after the falling edge of rxd pin, is not 0, then this indicates an invalid start bit, and the reception is immediately aborted. the serial port again looks for a falling edge in the rxd line. if a valid start bit is detected, then the rest of t he bits are also detected and shifted into the sbuf. after shifting in 9 data bits, there is one more shift to do, after which the sbuf and rb8 are loaded
preliminary W79E648 - 56 - and ri is set. however certain conditions must be met before the loading and setting of ri can be done.
preliminary W79E648 publication release date: 05/31/2004 - 57 - revision a1 1. ri must be 0 and 2. either sm2 = 0, or the received stop bit = 1. if these conditions are met, then the stop bit goes to rb8, the 8 data bits go into sbuf and ri is set. otherwise the received frame may be lost. after the middle of the stop bit, the receiver goes back to looking for a 1-to-0 transition on the rxd pin. mode 3 this mode is similar to mode 2 in all respects, ex cept that the baud rate is programmable. the user must first initialize the serial related sfr scon before any communication can take place. this involves selection of the mode and baud rate. the ti mer 1 should also be initialized if modes 1 and 3 are used. in all four modes, transmission is started by any instruction that uses sbuf as a destination register. reception is initiated in mode 0 by t he condition ri = 0 and ren = 1. this will generate a clock on the txd pin and shift in 8 bits on the rxd pin. reception is initiated in the other modes by the incoming start bit if ren = 1. the external device will start the communication by transmitting the start bit. sbuf rb8 transmit shift register receive shift register tx shift parout d8 internal data bus internal data bus txd rxd serial port interrupt smod= (smod_1) tclk rclk sample write to sbuf tx start sout 0 1 0 1 ti 1 0 parin stop start load clock read sbuf timer 2 overflow (for serial port 0 only) timer 1 overflow tx clock ri serial controller rx clock load sbuf rx start rx shift 2 16 1-to-0 detector bit detector 16 clock sin d8 tb8 figure 23. serial port mode 3 table 10. serial ports modes sm1 sm0 mode type baud clock frame size start bit stop bit 9th bit function 0 0 0 synch. 4 or 12 t clks 8 bits no no none 0 1 1 asynch. timer 1 or 2 10 bits 1 1 none 1 0 2 asynch. 32 or 64 t clks 11 bits 1 1 0, 1 1 1 3 asynch. timer 1 or 2 11 bits 1 1 0, 1
preliminary W79E648 - 58 - 11.1 framing error detection a frame error occurs when a valid stop bit is not det ected. this could indicate incorrect serial data communication. typically the frame error is due to noise and contention on the serial communication line. the W79E648 has the facility to detect such framing errors and set a flag which can be checked by software. the frame error fe(fe_1) bit is located in scon.7 . this bit is normally used as sm0 in the standard 8051 family. however, in the W79E648 it serves a dual function and is called sm0/fe. there are actually two separate flags, one for sm0 and the other for fe. the flag that is actually accessed as scon.7 is determined by smod0 (pcon.6) bit. w hen smod0 is set to 1, then the fe flag is indicated in sm0/fe. when smod0 is set to 0, then the sm0 flag is indicated in sm0/fe. the fe bit is set to 1 by hardware but must be cl eared by software. note that smod0 must be 1 while reading or writing to fe. if fe is set, then any follo wing frames received without any error will not clear the fe flag. the clearing has to be done by software. 11.2 multiprocessor communications multiprocessor communications makes use of the 9t h data bit in modes 2 and 3. in the W79E648, the ri flag is set only if the received byte corresponds to the given or broadcast address. this hardware feature eliminates the software overhead required in checking every received address, and greatly simplifies the software programmer task. in the multiprocessor communication mode, the addr ess bytes are distinguis hed from the data bytes by transmitting the address with the 9th bit set high. when the master processor wants to transmit a block of data to one of the slaves, it first sends out the address of the target ed slave (or slaves). all the slave processors should have their sm2 bit set high when waiting for an address byte. this ensures that they will be interrupted only by the reception of a address byte. the automatic address recognition feature ensures that only the address ed slave will be interrupted. the address comparison is done in hardware not software. the addressed slave clears the sm2 bit, thereby clear ing the way to receive data bytes. with sm2 = 0, the slave will be interrupted on the reception of every single complete frame of data. the unaddressed slaves will be unaffected, as they will be st ill waiting for their address. in mode 1, the 9th bit is the stop bit, which is 1 in case of a valid frame. if sm2 is 1, then ri is set only if a valid frame is received and the received byte matches the given or broadcast address. the master processor can selectively communicate wi th groups of slaves by using the given address. all the slaves can be addressed together using t he broadcast address. the addresses for each slave are defined by the saddr and saden sfrs. the slav e address is an 8-bit value specified in the saddr sfr. the saden sfr is actually a mask for the byte value in saddr. if a bit position in saden is 0, then the corresponding bit position in saddr is don't care. only those bit positions in saddr whose corresponding bits in saden are 1 are used to obtain the given address. this gives the user flexibility to address multiple slav es without changing the slave address in saddr. the following example shows how the user can defi ne the given address to address different slaves. slave 1: saddr 1010 0100 saden 1111 1010 given 1010 0x0x
preliminary W79E648 publication release date: 05/31/2004 - 59 - revision a1 slave 2: saddr 1010 0111 saden 1111 1001 given 1010 0xx1 the given address for slave 1 and 2 differ in the lsb. fo r slave 1, it is a don't care, while for slave 2 it is 1. thus to communicate only with slave 1, the master must send an address with lsb = 0 (1010 0000). similarly the bit 1 position is 0 for slave 1 and don't care for slave 2. hence to communicate only with slave 2 the master has to transmit an address with bit 1 = 1 (1010 0011). if the master wishes to communicate with both slaves simult aneously, then the address must have bit 0 = 1 and bit 1 = 0. the bit 3 position is don't care for both the sl aves. this allows two different addresses to select both slaves (1010 0001 and 1010 0101). the master can communicate with all the slaves simultaneously with the broadcast address. this address is formed from the logical oring of t he saddr and saden sfrs. the zeros in the result are defined as don't cares in most cases the broadc ast address is ffh. in the previous case, the broadcast address is (1111111x) for slave 1 and (11111111) for slave 2. the saddr and saden sfrs are located at address a9h and b9h respectively. on reset, these two sfrs are initialized to 00h. this results in given address and broadcast address being set as xxxx xxxx(i.e. all bits don't care). this effectively re moves the multiprocessor communications feature, since any selectivity is disabled. 12. timed access protection the W79E648 has several new features, like the wa tchdog timer, on-chip rom size adjustment, wait state control signal and power on/fail reset flag, whic h are crucial to proper operation of the system. if left unprotected, errant code may write to the watc hdog control bits resulting in incorrect operation and loss of control. in order to prevent this, t he W79E648 has a protection scheme which controls the write access to critical bits. this prot ection scheme is done using a timed access. in this method, the bits which are to be prot ected have a timed write enable window. a write is successful only if this window is active, otherwise the write will be discarded. this write enable window is open for 3 machine cycles if certain conditions are met. after 3 machine cycles, this window automatically closes. the window is opened by writing aah and immediately 55h to the timed access(ta) sfr. this sfr is located at addr ess c7h. the suggested code for opening the timed access window is ta reg 0c7h ;define new r egister ta, located at 0c7h mov ta, #0aah mov ta, #055h when the software writes aah to the ta sfr, a count er is started. this counter waits for 3 machine cycles looking for a write of 55h to ta. if the second write (55h) occurs within 3 machine cycles of the first write (aah), then the timed access window is opened. it remains open for 3 machine cycles, during which the user may write to the protected bits. once the window closes the procedure must be repeated to access the other protected bits.
preliminary W79E648 - 60 - examples of timed assessing are shown below. example 1: valid access mov ta, #0aah 3 m/c note: m/c = machine cycles mov ta, #055h 3 m/c mov wdcon, #00h 3 m/c example 2: valid access mov ta, #0aah 3 m/c mov ta, #055h 3 m/c nop 1 m/c setb ewt 2 m/c example 3: valid access mov ta, #0aah 3 m/c mov ta, #055h 3 m/c orl wdcon, #00000010b 3m/c example 4: invalid access mov ta, #0aah 3 m/c mov ta, #055h 3 m/c nop 1 m/c nop 1 m/c clr por 2 m/c example 5: invalid access mov ta, #0aah 3 m/c nop 1 m/c mov ta, #055h 3 m/c setb ewt 2 m/c in the first two examples, the writing to the prot ected bits is done before the 3 machine cycle window closes. in example 3, however, the writing to the protected bit occurs after the window has closed, and so there is effectively no change in the status of the protected bit. in ex ample 4, the second write to ta occurs 4 machine cycles after the first wr ite, therefore the timed access window in not opened at all, and the write to the protected bit fails.
preliminary W79E648 publication release date: 05/31/2004 - 61 - revision a1 13. h/w reboot mode (boot from 4k bytes of ldflash) the W79E648 boots from apflash program (64k bytes) by default at the external reset. on some occasions, user can force W79E648 to boot from t he ldflash program (4k bytes) at the external reset. the settings for this special mode is as follow. it is necessary to add 10k resistor on these p2.6, p2.7 and p4.3 pins. reboot mode option bits rst p4.3 p2.7 p2.6 mode bit4 l h x l l reboot bit5 l h l x x reboot p2.7 p2.6 rst 20 us hi-z the reset timing for entering reboot mode 10 ms hi-z notes: 1. the possible situation that you need to enter reboot mode is when the apflash program can not run normally and W79E648 can not jump to ldflash to execute on chip progra mming function. then you can use this reboot mode to force the cpu jump to ldflash and run on chip programming procedur e. when you design your syst em, you can connect the pins p26, p27 to switches or jumpers. for example in a cd rom system, you can connect the p26 and p27 to play and eject buttons on the panel. when the apflash program is fail to exec ute the normal application program. user can press both two buttons at the same time and then switch on the power of the personal computer to force the W79E648 to enter the reboot mode. after power on of personal computer, you c an release both play and eject button. and re-run the on chip programming procedure to let the apflash have the norma l program code. then you can back to normal condition of cd rom. 2: in application system design, user must take care the p4.3, p2, p3, ale, /ea and /psen pin value at reset to avoid W79E648 entering the programming mode or reboot mode in normal operation.
preliminary W79E648 - 62 - 14. in-system programming 14.1 the loader program locates at ldflash memory cpu is free run at apflash memory. chpcon register had been set #03h value before cpu has entered idle state. cpu will switch to ldflash memory and execute a reset action. h/w reboot mode will switch to ldflash memory, too. set sfrcn regist er where it locates at user's loader program to update apflash bank 0 or bank 1 memory. set a swreset ( chpcon=#83h) to switch back apflash after cpu has updated apflash program. cpu w ill restart to run program from reset state. 14.2 the loader program locates at apflash memory cpu is free run at apflash memory. chpcon register had been set #01h value before cpu has entered idle state. set sfrcn register to update ldflash or another bank of apflash program. cpu will continue to run user's apflash program after cpu has updated program. please refer demonstrative code to understand other detail description. 15. h/w writer mode this mode is for the writer to write / read flash eprom operation. a general user may not enter this mode. psen ea ale p2.7 p2.6 p3.7 p3.6 rst 300ms hi-z hi-z hi-z hi-z hi-z hi-z hi-z the timing for entering flash eprom mode on the programmer 10ms
preliminary W79E648 publication release date: 05/31/2004 - 63 - revision a1 16. security bits 1. using device programmer, the flash eprom can be programmed and verified repeatedly. until the code inside the flash eprom is confirmed ok , the code can be protected. the protection of flash eprom and those operations on it are de scribed below. the W79E648 has special setting register which can be accessed by device progra mmer. the register can only be accessed from the flash eprom operation mode. those bits of the security registers can not be changed once they have been programmed from high to low. they can only be reset through erase-all operation. if you needn?t have isp function, please don?t fill ? ff? code on ld memory. the writer always writes ap and ld flashs every time. default 1 for each bit. b0 : 0-> data out lock b1: 0 -> movc inhibited b4: 0 -> enable h/w reboot with p2.6, p2.7 b5: 0 -> eable h/w reboot with p4.3 b0 b1 option bits security bits b2 b3 b4 b5 b6 b7 b7: 1: xt > 24m hz, 0: xt < 24m hz. b0: lock bit this bit is used to protect the customer's pr ogram code in the W79E648. it may be set after the programmer finishes the programming and verifies sequenc e. once this bit is set to logic 0, both the flash eprom data and special setting registers can not be accessed again. b1: movc inhibit this bit is used to restrict the accessible region of the movc instruction. it can prevent the movc instruction in external program memory from reading the internal program code. when this bit is set to logic 0, a movc instruction in external program memory space will be able to access code only in the external memory, not in the internal memory. a mo vc instruction in internal program memory space will always be able to access the rom data in both inte rnal and external memory. if this bit is logic 1, there are no restrictions on the movc instruction. b4: h/w reboot with p2.6 and p2.7 if this bit is set to logic 0, enable to reboot 4k ldflash mode while rst =h, p2.6 = l and p2.7 = l state. cpu will start from ldfl ash to update the user?s program. b5: h/w reboot with p4.3 if this bit is set to logic 0, enable to reboot 4k ldflash mode while rst =h and p4.3 = l state. cpu will start from ldflash to update the user?s program b7: select clock freqency.
preliminary W79E648 - 64 - if clock freqency is over 24m hz, then set this bi t is h. if clock frequency is less than 24m hz, then clear this bit.
preliminary W79E648 publication release date: 05/31/2004 - 65 - revision a1 17. electrical characteristics 17.1 absolute maximum ratings symbol parameter condition rating unit dc power supply v dd ? v ss -0.3 +7.0 v input voltage v in v ss -0.3 v dd +0.3 v operating temperature t a 0 +70 c storage temperatute tst -55 +150 c note: exposure to conditions beyond those lis ted under absolute maximum ratings may adversely affect the life and reliability of the device.
preliminary W79E648 - 66 - 17.2 dc characteristics (v dd ? v ss = 5v 10%, t a = 25 c, fosc = 20 mhz, unless otherwise specified.) parameter symbol specification min. max. unit test conditions operating voltage v dd 4.5 5.5 v operating current i dd - 30 ma no load v dd = rst = 5.5v idle current i idle - 14 ma idle mode v dd = 5.5v power down current i pwdn - 10 a power-down mode v dd = 5.5v input current p1, p2, p3,p4, p5, p6, p7 i in1 -50 +10 a v dd = 5.5v v in = 0v or v dd input current rst [*1] i in2 0 +1000 a v dd = 5.5v 0 preliminary W79E648 publication release date: 05/31/2004 - 67 - revision a1 dc characteristics, continued specification parameter symbol min. max. unit test conditions sink current p1, p3, p4,p5, p6, p7 isk1 4 8 ma v dd =4.5v vs = 0.45v sink current p0,p2, ale, psen isk2 10 14 ma v dd =4.5v v ol = 0.45v source current p1, p3, p4, p5, p6, p7 isr1 -180 -360 ua v dd =4.5v v ol = 2.4v source current p0, p2, ale, psen isr2 -10 -14 ma v dd =4.5v v ol = 2.4v output low voltage p1, p3, p4, p5, p6, p7 v ol1 - 0.45 v v dd = 4.5v i ol = +6 ma output low voltage p0, p2, ale, psen [*2] v ol2 - 0.45 v v dd = 4.5v i ol = +10 ma output high voltage p1, p3, p4, p5, p6, p7 v oh1 2.4 - v v dd = 4.5v i oh = -180 a output high voltage p0, p2, ale, psen [*2] v oh2 2.4 - v v dd = 4.5v i oh = -10ma notes: *1. rst pin is a schmitt trigger input. *2. p0, ale and psen are tested in the external access mode. *3. xtal1 is a cmos input. *4. pins of p1, p2, p3 can source a transition current when they are being externally driven from 1 to 0. the transition current reaches its maximum value when vin approximates to 2v. 17.3 ac characteristics t clcl t clcx t chcx t clch t chcl clock note: duty cycle is 50%.
preliminary W79E648 - 68 - external clock characteristics parameter symbol min. typ. max. units notes clock high time t chcx 12 - - ns clock low time t clcx 12 - - ns clock rise time t clch - - 10 ns clock fall time t chcl - - 10 ns 17.3.1 ac specification parameter symbol variable clock min. variable clock max. units oscillator frequency 1/t clcl 0 40 mhz ale pulse width t lhll 1.5t clcl - 5 ns address valid to ale low t avll 0.5t clcl - 5 ns address hold after ale low t llax1 0.5t clcl - 5 ns address hold after ale low for movx write t llax2 0.5t clcl - 5 ns ale low to valid instruction in t lliv 2.5t clcl - 20 ns ale low to psen low t llpl 0.5t clcl - 5 ns psen pulse width t plph 2.0t clcl - 5 ns psen low to valid instruction in t pliv 2.0t clcl - 20 ns input instruction hold after psen t pxix 0 ns input instruction float after psen t pxiz t clcl - 5 ns port 0 address to valid instr. in t aviv1 3.0t clcl - 20 ns port 2 address to valid instr. in t aviv2 3.5t clcl - 20 ns psen low to address float t plaz 0 ns data hold after read t rhdx 0 ns data float after read t rhdz t clcl - 5 ns rd low to address float t rlaz 0.5t clcl - 5 ns
preliminary W79E648 publication release date: 05/31/2004 - 69 - revision a1 17.3.2 movx characteristics using strech memory cycle parameter symbol variable clock min. variable clock max. units strech data access ale pulse width t llhl2 1.5t clcl - 5 2.0t clcl - 5 ns t mcs = 0 t mcs >0 address hold after ale low for movx write t llax2 0.5t clcl - 5 ns rd pulse width t rlrh 2.0t clcl - 5 t mcs - 10 ns t mcs = 0 t mcs >0 wr pulse width t wlwh 2.0t clcl - 5 t mcs - 10 ns t mcs = 0 t mcs >0 rd low to valid data in t rldv 2.0t clcl - 20 t mcs - 20 ns t mcs = 0 t mcs >0 data hold after read t rhdx 0 ns data float after read t rhdz t clcl - 5 2.0t clcl - 5 ns t mcs = 0 t mcs >0 ale low to valid data in t lldv 2.5t clcl - 5 t mcs + 2t clcl - 40 ns t mcs = 0 t mcs >0 port 0 address to valid data in t avdv1 3.0t clcl - 20 2.0t clcl - 5 ns t mcs = 0 t mcs >0 ale low to rd or wr low t llwl 0.5t clcl - 5 1.5t clcl - 5 0.5t clcl + 5 1.5t clcl + 5 ns t mcs = 0 t mcs >0 port 0 address to rd or wr low t avwl t clcl - 5 2.0t clcl - 5 ns t mcs = 0 t mcs >0 port 2 address to rd or wr low t avwl2 1.5t clcl - 5 2.5t clcl - 5 ns t mcs = 0 t mcs >0 data valid to wr transition t qvwx -5 1.0t clcl - 5 ns t mcs = 0 t mcs >0 data hold after write t whqx t clcl - 5 2.0t clcl - 5 ns t mcs = 0 t mcs >0 rd low to address float t rlaz 0.5t clcl - 5 ns rd or wr high to ale high t whlh 0 1.0t clcl - 5 10 1.0t clcl + 5 ns t mcs = 0 t mcs >0 note: t mcs is a time period related to the stretch memory cycle se lection. the following table shows the time period of t mcs for each selection of the stretch value.
preliminary W79E648 - 70 - m2 m1 m0 movx cycles t mcs 0 0 0 2 machine cycles 0 0 0 1 3 machine cycles 4 t clcl 0 1 0 4 machine cycles 8 t clcl 0 1 1 5 machine cycles 12 t clcl 1 0 0 6 machine cycles 16 t clcl 1 0 1 7 machine cycles 20 t clcl 1 1 0 8 machine cycles 24 t clcl 1 1 1 9 machine cycles 28 t clcl explanation of logics symbols in order to maintain compatibility with the orig inal 8051 family, this device specifies the same parameter for each device, using the same symbols. the explanation of the symbols is as follows. t time a address c clock d input data h logic level high l logic level low i instruction p psen q output data r rd signal v valid w wr signal x no longer a valid state z tri-state 17.3.3 program memory read cycle t llax1 t pxiz t plaz t llpl t pxix t pliv t aviv2 t aviv1 t plph t avll address a8-a15 address a8-a15 address a0-a7 instruction in address a0-a7 port 2 port 0 psen ale t lliv t lhll
preliminary W79E648 publication release date: 05/31/2004 - 71 - revision a1 17.3.4 data memory read cycle t avll t avwl1 t llax1 t whlh t rldv t rlrh t rlaz t rhdz t rhdx t avdv2 t avdv1 t llwl address a8-a15 address a0-a7 instruction in data in address a0-a7 port 2 port 0 psen rd ale t lldv 17.3.5 data memory write cycle t avll t avwl1 t llax2 t whlh t wlwh t qvwx t whqx t avdv2 t llwl address a8-a15 address a0-a7 instruction in data out address a0-a7 port 2 port 0 psen wr ale
preliminary W79E648 - 72 - 18. typical application circuits expanded external program memory and crystal ad0 a0 a0 a0 10 a1 9 a2 8 a3 7 a4 6 a5 5 a6 4 a7 3 a8 25 a9 24 a10 21 a11 23 a12 2 a13 26 a14 27 a15 1 ce 20 oe 22 o0 11 o1 12 o2 13 o3 15 o4 16 o5 17 o6 18 o7 19 27512 ad0 d0 3 q0 2 d1 4 q1 5 d2 7 q2 6 d3 8 q3 9 d4 13 q4 12 d5 14 q5 15 d6 17 q6 16 d7 18 q7 19 oc 1 g 11 74f373 ad0 ea 31 xtal1 19 xtal2 18 rst 9 int0 12 int1 13 t0 14 t1 15 p1.0 1 p1.1 2 p1.2 3 p1.3 4 p1.4 5 p1.5 6 p1.6 7 p1.7 8 39 38 37 36 35 34 33 32 21 22 23 24 25 26 27 28 17 wr p0.0 p0.1 p0.2 p0.3 p0.4 p0.5 p0.6 p0.7 p2.0 p2.1 p2.2 p2.3 p2.4 p2.5 p2.6 p2.7 rd 16 psen 29 ale 30 txd 11 rxd 10 10 u 8.2 k cc crystal c1 c2 r ad1 ad2 ad3 ad4 ad5 ad6 ad7 a8 ad1 ad2 ad3 ad4 ad5 ad6 ad7 gnd a1 a2 a3 a4 a5 a6 a7 a1 a2 a3 a4 a5 a6 a7 a8 a9 ad1 ad2 ad3 ad4 ad5 ad6 ad7 a10 a11 a12 a13 a14 a15 gnd a9 a10 a11 a12 a13 a14 a15 v cc v figure a crystal c1 c2 r 16 mhz 20p 20p - 24 mhz 12p 12p - 33 mhz 10p 10p 3.3k 40 mhz 1p 1p 3.3k the above table shows the refer ence values for crystal applications. note: c1, c2, r components refer to figure a.
preliminary W79E648 publication release date: 05/31/2004 - 73 - revision a1 typical application circuits, continued expanded external data memory and oscillator 10 u 8.2 k cc oscillator ea 31 xtal1 19 xtal2 18 rst 9 int0 12 int1 13 t0 14 t1 15 1 2 3 4 5 6 p1.0 p1.1 p1.2 p1.3 p1.4 p1.5 p1.6 7 p1.7 8 p0.0 39 p0.1 38 p0.2 37 p0.3 36 p0.4 35 p0.5 34 p0.6 33 p0.7 32 p2.0 21 p2.1 22 p2.2 23 p2.3 24 p2.4 25 p2.5 26 p2.6 27 p2.7 28 rd 17 wr 16 psen 29 a le 30 txd 11 rxd 10 a d 0 a d1 a d 2 a d 3 a d 4 a d 5 a d 6 a d 7 a d 0 a d1 a d 2 a d 3 a d 4 a d 5 a d 6 a d 7 a 0 a 1 a 2 a 3 a 4 a5 a 6 a 7 d0 3 q0 2 d1 4 q1 5 d2 7 q2 6 d3 8 q3 9 d4 13 q4 12 d5 14 q5 15 d6 17 q6 16 d7 18 q7 19 oc 1 g 11 74f373 a 0 a 1 a2 a 3 a 4 a5 a 6 a 7 10 9 8 7 6 5 4 3 a 0 a 1 a 2 a 3 a 4 a5 a 6 a 7 a d 0 a d1 a d 2 a d 3 a d 4 a d 5 a d 6 a d 7 11 12 13 15 16 17 18 19 d0 d1 d2 d3 d4 d5 d6 d7 a 8 a9 a 1 0 a 11 a 1 2 a 1 3 a 1 4 25 24 21 23 26 1 20 2 a 8 a 9 a 1 0 a 11 a 1 2 a 1 3 a 1 4 ce gnd a8 a 9 a 1 0 a 11 a 1 2 a 13 a 1 4 gnd 22 27 oe wr 20256 v cc v figure b 19. package dimensions
preliminary W79E648 - 74 - 68 pin plcc 68 61 60 44 43 27 26 10 9 1 l c 1 b 2 a h d d e b e h e y a a 1 seating plane d g 0 symbol min nom max max nom min dimension in inch dimension in mm a b c d e h e l y a a 1 2 e b 1 h d g g d e 0.020 0.143 0.026 0.016 0.006 0.949 0.895 0.980 0.090 0.148 0.028 0.018 0.008 0.954 0.915 0.990 0.100 0.050 0.185 0.153 0.032 0.022 0.012 0.959 0.935 1.000 0.110 0.004 0.51 3.63 0.66 0.41 0.15 24.10 22.73 24.90 2.29 3.76 0.71 0.46 0.20 24.23 23.24 25.15 2.54 1.27 4.70 3.89 0.81 0.56 0.30 24.36 23.75 25.40 2.79 0.10 0 10 00 10 0.044 0.056 1.12 1.42 24.36 24.23 24.10 0.959 0.954 0.949 23.75 23.24 22.73 0.935 0.915 0.895 25.40 25.15 24.90 1.000 0.990 0.980
preliminary W79E648 publication release date: 05/31/2004 - 75 - revision a1 20. application note in-system programming software examples this application note illustrates the in-syste m programmability of the winbond W79E648 flash eprom microcontroller. in this exampl e, microcontroller will boot from 64 kb apflash bank and waiting for a key to enter in-system programmi ng mode for re-programming the contents of 64 kb apflash. while entering in-system programming mode, microcontroller executes the loader program in 4kb ldflash bank. the loader program erases the 64 kb apflash then reads the new code data from external sram buffer (or through other interfaces) to update the 64kb apflash. if the customer uses the reboot mode to update his program, please enable this b3 or b4 of security bits from the writer. please refer security bits for detail descrption example 1: ;******************************************************************************************************************* ;* example of 64k apflash program: program will scan the p1.0. if p1.0 = 0, enters in-system ;* programming mode for updating the content of apfla sh code else executes the current rom code. ;* xtal = 24 mhz ;******************************************************************************************************************* .chip 8052 .ramchk off .symbols chpcon equ 9fh ta equ c7h sfral equ ach sfrah equ adh sfrfd equ aeh sfrcn equ afh org 0h ljmp 100h ; jump to main program ; ************************************************************************ ;* timer0 service vector org = 000bh ;************************************************************************ org 00bh clr tr0 ; tr0 = 0, stop timer0 mov tl0,r6 mov th0,r7 reti ;************************************************************************ ;* 64k apflash main program ;************************************************************************ org 100h main_64k: mov a,p1 ; scan p1.0 anl a,#01h cjne a,#01h,program_64k ; if p1.0 = 0, enter in-system programming mode jmp normal_mode
preliminary W79E648 - 76 - program_64: mov ta, #aah ; chpcon register is written protect by ta register. mov ta, #55h mov chpcon, #03h ; chpcon = 03h, enter in-system programming mode mov sfrcn, #0h mov tcon, #00h ; tr = 0 timer0 stop mov ip, #00h ; ip = 00h mov ie, #82h ; timer0 interrupt enable for wake-up from idle mode mov r6, #f0h ; tl0 = f0h mov r7, #ffh ; th0 = ffh mov tl0, r6 mov th0, r7 mov tmod, #01h ; tmod = 01h, set timer0 a 16-bit timer mov tcon, #10h ; tcon = 10h, tr0 = 1,go mov pcon, #01h ; enter idle mode for launching the in-system programming ;************** ****************************************************************** ;* normal mode 64kb apflash program: depending user's application ;******************************************************************************** normal_mode: . ; user's application program . . . example 2: ;***************************************************************************************************************************** ;* example of 4kb ldflash program: this loader program will erase the 64kb apf lash first, then reads the new ;* code from external sram and program them into 64kb apflash bank. xtal = 24 mhz ;***************************************************************************************************************************** .chip 8052 .ramchk off .symbols chpcon equ 9fh ta equ c7h sfral equ ach sfrah equ adh sfrfd equ aeh sfrcn equ afh org 000h ljmp 100h ; jump to main program ;************************************************************************ ;* 1. timer0 service vector org = 0bh ;************************************************************************ org 000bh clr tr0 ; tr0 = 0, stop timer0 mov tl0, r6 mov th0, r7
preliminary W79E648 publication release date: 05/31/2004 - 77 - revision a1 reti ;************************************************************************ ;* 4kb ldflash main program ;************************************************************************ org 100h main_4k: mov ta,#aah mov ta,#55h mov chpcon,#03h ; chpcon = 03h, enable in-system programming. mov sfrcn,#0h mov tcon,#00h ; tcon = 00h, tr = 0 timer0 stop mov tmod,#01h ; tmod = 01h, set timer0 a 16bit timer mov ip,#00h ; ip = 00h mov ie,#82h ; ie = 82h, timer0 interrupt enabled mov r6,#f0h mov r7,#ffh mov tl0,r6 mov th0,r7 mov tcon,#10h ; tcon = 10h, tr0 = 1, go mov pcon,#01h ; enter idle mode update_64k: mov tcon,#00h ; tcon = 00h , tr = 0 tim0 stop mov ip,#00h ; ip = 00h mov ie,#82h ; ie = 82h, timer0 interrupt enabled mov tmod,#01h ; tmod = 01h, mode1 mov r6,#d0h ; set wake-up time for erase operation, about 15 ms depending on user's system clock rate. mov r7,#8ah mov tl0,r6 mov th0,r7 erase_p_4k: mov sfrcn,#22h ; sfrcn = 22h, erase 64k apflash0 ; sfrcn = a2h, erase 64k apflash1 mov tcon,#10h ; tcon = 10h, tr0 = 1,go mov pcon,#01h ; enter idle mode (for erase operation) ;********************************************************************* ;* blank check ;********************************************************************* mov sfrcn,#0h ; sfrcn = 00h, read 64kb apflash0 ; sfrcn = 80h, read 64kb apflash1 mov sfrah,#0h ; start address = 0h mov sfral,#0h mov r6,#fdh ; set timer for read operation, about 1.5 s. mov r7,#ffh mov tl0,r6 mov th0,r7 blank_check_loop: setb tr0 ; enable timer 0 mov pcon,#01h ; enter idle mode mov a,sfrfd ; read one byte
preliminary W79E648 - 78 - cjne a,#ffh,blank_check_error inc sfral ; next address mov a,sfral jnz blank_check_loop inc sfrah mov a,sfrah cjne a,#0h,blank_check_loop ; end address = ffffh jmp program_64krom blank_check_error: jmp $ ;******************************************************************************* ;* re-programming 64kb apflash bank ;******************************************************************************* program_64krom: mov r2,#00h ; target low byte address mov r1,#00h ; target high byte address mov dptr,#0h mov sfrah,r1 ; sfrah, target high address mov sfrcn,#21h ; sfrcn = 21h, program 64k apflash0 ; sfrcn = a1h, program 64k apflash1 mov r6,#9ch ; set timer for programming, about 50 s. mov r7,#ffh mov tl0,r6 mov th0,r7 prog_d_64k: mov sfral,r2 ; sfral = low byte address call get_byte_from_pc_to_acc ; this program is based on user?s circuit. mov @dptr,a ; save data into sram to verify code. mov sfrfd,a ; sfrfd = data in mov tcon,#10h ; tcon = 10h, tr0 = 1,go mov pcon,#01h ; enter idle mode (prorgamming) inc dptr inc r2 cjne r2,#0h,prog_d_64k inc r1 mov sfrah,r1 cjne r1,#0h,prog_d_64k ;***************************************************************************** ; * verify 64kb apflash bank ;***************************************************************************** mov r4,#03h ; error counter mov r6,#fdh ; set timer for read verify, about 1.5 s. mov r7,#ffh mov tl0,r6 mov th0,r7 mov dptr,#0h ; the start address of sample code mov r2,#0h ; target low byte address mov r1,#0h ; target high byte address mov sfrah,r1 ; sfrah, target high address mov sfrcn,#00h ; sfrcn = 00h, read apflash0
preliminary W79E648 publication release date: 05/31/2004 - 79 - revision a1 ; sfrcn = 80h , read apflash1 read_verify_64k: mov sfral,r2 ; sfral = low address mov tcon,#10h ; tcon = 10h, tr0 = 1,go mov pcon,#01h inc r2 movx a,@dptr inc dptr cjne a,sfrfd,error_64k cjne r2,#0h,read_verify_64k inc r1 mov sfrah,r1 cjne r1,#0h,read_verify_64k ;****************************************************************************** ;* programming completly, software reset cpu ;****************************************************************************** mov ta,#aah mov ta,#55h mov chpcon,#83h ; software reset. cpu will restart from apflash0 error_64k: djnz r4,update_64k ; if error occurs, repeat 3 times. . ; in-syst programming fail, user's process to deal with it. . . .
preliminary W79E648 - 80 - 21. revision history version date page description a1 july 8, 2003 - initial issued headquarters no. 4, creation rd. iii, science-based industrial park, hsinchu, taiwan tel: 886-3-5770066 fax: 886-3-5665577 http://www.winbond.com.tw/ taipei office tel: 886-2-8177-7168 fax: 886-2-8751-3579 winbond electronics corporation america 2727 north first street, san jose, ca 95134, u.s.a. tel: 1-408-9436666 fax: 1-408-5441798 winbond electronics (h.k.) ltd. no. 378 kwun tong rd., kowloon, hong kong fax: 852-27552064 unit 9-15, 22f, millennium city, tel: 852-27513100 please note that all data and specifications are subject to change without notice. all the trade marks of products and companies mentioned in this data sheet belong to their respective owners. winbond electronics (shanghai) ltd. 200336 china fax: 86-21-62365998 27f, 2299 yan an w. rd. shanghai, tel: 86-21-62365999 winbond electronics corporation japan shinyokohama kohoku-ku, yokohama, 222-0033 fax: 81-45-4781800 7f daini-ueno bldg, 3-7-18 tel: 81-45-4781881 9f, no.480, rueiguang rd., neihu district, taipei, 114, taiwan, r.o.c.

▲Up To Search▲

Price & Availability of W79E648

	To Download W79E648 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .